

Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | ARM® Cortex®-M3 |
| Core Size | 32-Bit Single-Core |
| Speed | 72MHz |
| Connectivity | CANbus, I ² C, IrDA, LINbus, SPI, UART/USART, USB |
| Peripherals | DMA, Motor Control PWM, PDR, POR, PVD, PWM, Temp Sensor, WDT |
| Number of I/O | 51 |
| Program Memory Size | 64KB (64K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 20K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 3.6V |
| Data Converters | A/D 16x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-TFBGA |
| Supplier Device Package | 64-TFBGA (5x5) |
| Purchase URL | https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f103r8h7 |

8 **Revision history** 85



List of tables

| | | |
|-----------|--|----|
| Table 1. | Device summary | 1 |
| Table 2. | STM32F103xx medium-density device features and peripheral counts | 10 |
| Table 3. | STM32F103xx family | 11 |
| Table 4. | Timer feature comparison | 15 |
| Table 5. | Medium-density STM32F103xx pin definitions | 26 |
| Table 6. | Voltage characteristics | 34 |
| Table 7. | Current characteristics | 35 |
| Table 8. | Thermal characteristics | 35 |
| Table 9. | General operating conditions | 35 |
| Table 10. | Operating conditions at power-up / power-down | 36 |
| Table 11. | Embedded reset and power control block characteristics | 37 |
| Table 12. | Embedded internal reference voltage | 38 |
| Table 13. | Maximum current consumption in Run mode, code with data processing running from Flash | 39 |
| Table 14. | Maximum current consumption in Run mode, code with data processing running from RAM | 39 |
| Table 15. | Maximum current consumption in Sleep mode, code running from Flash or RAM | 41 |
| Table 16. | Typical and maximum current consumptions in Stop and Standby modes | 42 |
| Table 17. | Typical current consumption in Run mode, code with data processing running from Flash | 44 |
| Table 18. | Typical current consumption in Sleep mode, code running from Flash or RAM | 45 |
| Table 19. | Peripheral current consumption | 46 |
| Table 20. | High-speed external user clock characteristics | 47 |
| Table 21. | Low-speed external user clock characteristics | 47 |
| Table 22. | HSE 4-16 MHz oscillator characteristics | 49 |
| Table 23. | LSE oscillator characteristics ($f_{LSE} = 32.768$ kHz) | 50 |
| Table 24. | HSI oscillator characteristics | 51 |
| Table 25. | LSI oscillator characteristics | 51 |
| Table 26. | Low-power mode wakeup timings | 52 |
| Table 27. | PLL characteristics | 52 |
| Table 28. | Flash memory characteristics | 52 |
| Table 29. | Flash memory endurance and data retention | 53 |
| Table 30. | EMS characteristics | 54 |
| Table 31. | EMI characteristics | 54 |
| Table 32. | ESD absolute maximum ratings | 55 |
| Table 33. | Electrical sensitivities | 55 |
| Table 34. | I/O static characteristics | 56 |
| Table 35. | Output voltage characteristics | 57 |
| Table 36. | I/O AC characteristics | 58 |
| Table 37. | NRST pin characteristics | 59 |
| Table 38. | TIMx characteristics | 60 |
| Table 39. | I ² C characteristics | 61 |
| Table 40. | SCL frequency ($f_{PCLK1} = 36$ MHz, $V_{DD} = 3.3$ V) | 62 |
| Table 41. | SPI characteristics | 63 |
| Table 42. | USB startup time | 65 |
| Table 43. | USB DC electrical characteristics | 66 |
| Table 44. | USB: Full-speed electrical characteristics | 66 |

2.1 Device overview

Table 2. STM32F103xx medium-density device features and peripheral counts

| Peripheral | | STM32F103Tx | STM32F103Cx | | STM32F103Rx | | STM32F103Vx | |
|-------------------------|------------------|--|-------------|-----|--------------------|-----|----------------------|-----|
| Flash - Kbytes | | 64 | 64 | 128 | 64 | 128 | 64 | 128 |
| SRAM - Kbytes | | 20 | 20 | 20 | 20 | | 20 | |
| Timers | General-purpose | 3 | 3 | 3 | 3 | | 3 | |
| | Advanced-control | 1 | 1 | | 1 | | 1 | |
| Communication | SPI | 1 | 2 | 2 | 2 | | 2 | |
| | I ² C | 1 | 2 | 2 | 2 | | 2 | |
| | USART | 2 | 3 | 3 | 3 | | 3 | |
| | USB | 1 | 1 | 1 | 1 | | 1 | |
| | CAN | 1 | 1 | 1 | 1 | | 1 | |
| GPIOs | | 26 | 37 | | 51 | | 80 | |
| 12-bit synchronized ADC | | 2 | 2 | | 2 | | 2 | |
| Number of channels | | 10 channels | 10 channels | | 16 channels | | 16 channels | |
| CPU frequency | | 72 MHz | | | | | | |
| Operating voltage | | 2.0 to 3.6 V | | | | | | |
| Operating temperatures | | Ambient temperatures: −40 to +85 °C /−40 to +105 °C (see Table 9) Junction temperature: −40 to + 125 °C (see Table 9) | | | | | | |
| Packages | | VFQFPN36 | LQFP48 | | LQFP64, TFBGA64 | | LQFP100, LFBGA100 | |



2.3.13 DMA

The flexible 7-channel general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with support for software trigger on each channel. Configuration is made by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI, I²C, USART, general-purpose and advanced-control timers TIMx and ADC.

2.3.14 RTC (real-time clock) and backup registers

The RTC and the backup registers are supplied through a switch that takes power either on V_{DD} supply when present or through the V_{BAT} pin. The backup registers are ten 16-bit registers used to store 20 bytes of user application data when V_{DD} power is not present.

The real-time clock provides a set of continuously running counters which can be used with suitable software to provide a clock calendar function, and provides an alarm interrupt and a periodic interrupt. It is clocked by a 32.768 kHz external crystal, resonator or oscillator, the internal low-power RC oscillator or the high-speed external clock divided by 128. The internal low-power RC has a typical frequency of 40 kHz. The RTC can be calibrated using an external 512 Hz output to compensate for any natural crystal deviation. The RTC features a 32-bit programmable counter for long-term measurement using the Compare register to generate an alarm. A 20-bit prescaler is used for the time base clock and is by default configured to generate a time base of 1 second from a clock at 32.768 kHz.

2.3.15 Timers and watchdogs

The medium-density STM32F103xx performance line devices include an advanced-control timer, three general-purpose timers, two watchdog timers and a SysTick timer.

[Table 4](#) compares the features of the advanced-control and general-purpose timers.

Table 4. Timer feature comparison

| Timer | Counter resolution | Counter type | Prescaler factor | DMA request generation | Capture/compare channels | Complementary outputs |
|------------------|--------------------|-------------------|---------------------------------|------------------------|--------------------------|-----------------------|
| TIM1 | 16-bit | Up, down, up/down | Any integer between 1 and 65536 | Yes | 4 | Yes |
| TIM2, TIM3, TIM4 | 16-bit | Up, down, up/down | Any integer between 1 and 65536 | Yes | 4 | No |

Advanced-control timer (TIM1)

The advanced-control timer (TIM1) can be seen as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable inserted dead-times. It

can also be seen as a complete general-purpose timer. The 4 independent channels can be used for

- Input capture
- Output compare
- PWM generation (edge- or center-aligned modes)
- One-pulse mode output

If configured as a general-purpose 16-bit timer, it has the same features as the TIMx timer. If configured as the 16-bit PWM generator, it has full modulation capability (0-100%).

In debug mode, the advanced-control timer counter can be frozen and the PWM outputs disabled to turn off any power switch driven by these outputs.

Many features are shared with those of the general-purpose TIM timers which have the same architecture. The advanced-control timer can therefore work together with the TIM timers via the Timer Link feature for synchronization or event chaining.

General-purpose timers (TIMx)

There are up to three synchronizable general-purpose timers embedded in the STM32F103xx performance line devices. These timers are based on a 16-bit auto-reload up/down counter, a 16-bit prescaler and feature 4 independent channels each for input capture/output compare, PWM or one-pulse mode output. This gives up to 12 input captures/output compares/PWMs on the largest packages.

The general-purpose timers can work together with the advanced-control timer via the Timer Link feature for synchronization or event chaining. Their counter can be frozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs. They all have independent DMA request generation.

These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

Independent watchdog

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 40 kHz internal RC and as it operates independently of the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes. The counter can be frozen in debug mode.

Window watchdog

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

Figure 5. STM32F103xx performance line LQFP64 pinout





Table 5. Medium-density STM32F103xx pin definitions (continued)

| Pins | | | | | | Pin name | Type ⁽¹⁾ | I / O Level ⁽²⁾ | Main function ⁽³⁾ (after reset) | Alternate functions | |
|----------|--------|---------|--------|---------|----------|-------------------|---------------------|----------------------------|---|--|-----------|
| LFBGA100 | LQFP48 | TFBGA64 | LQFP64 | LQFP100 | VFQFPN36 | | | | | Default | Remap |
| K2 | 13 | G3 | 17 | 26 | 10 | PA3 | I/O | | PA3 | USART2_RX ⁽⁷⁾ / ADC12_IN3/ TIM2_CH4 ⁽⁷⁾ | |
| E4 | - | C2 | 18 | 27 | - | V _{SS_4} | S | | V _{SS_4} | | |
| F4 | - | D2 | 19 | 28 | - | V _{DD_4} | S | | V _{DD_4} | | |
| G3 | 14 | H3 | 20 | 29 | 11 | PA4 | I/O | | PA4 | SPI1_NSS ⁽⁷⁾ / USART2_CK ⁽⁷⁾ / ADC12_IN4 | |
| H3 | 15 | F4 | 21 | 30 | 12 | PA5 | I/O | | PA5 | SPI1_SCK ⁽⁷⁾ / ADC12_IN5 | |
| J3 | 16 | G4 | 22 | 31 | 13 | PA6 | I/O | | PA6 | SPI1_MISO ⁽⁷⁾ / ADC12_IN6/ TIM3_CH1 ⁽⁷⁾ | TIM1_BKIN |
| K3 | 17 | H4 | 23 | 32 | 14 | PA7 | I/O | | PA7 | SPI1_MOSI ⁽⁷⁾ / ADC12_IN7/ TIM3_CH2 ⁽⁷⁾ | TIM1_CH1N |
| G4 | - | H5 | 24 | 33 | | PC4 | I/O | | PC4 | ADC12_IN14 | |
| H4 | - | H6 | 25 | 34 | | PC5 | I/O | | PC5 | ADC12_IN15 | |
| J4 | 18 | F5 | 26 | 35 | 15 | PB0 | I/O | | PB0 | ADC12_IN8/ TIM3_CH3 ⁽⁷⁾ | TIM1_CH2N |
| K4 | 19 | G5 | 27 | 36 | 16 | PB1 | I/O | | PB1 | ADC12_IN9/ TIM3_CH4 ⁽⁷⁾ | TIM1_CH3N |
| G5 | 20 | G6 | 28 | 37 | 17 | PB2 | I/O | FT | PB2/BOOT1 | | |
| H5 | - | - | - | 38 | - | PE7 | I/O | FT | PE7 | | TIM1_ETR |
| J5 | - | - | - | 39 | - | PE8 | I/O | FT | PE8 | | TIM1_CH1N |
| K5 | - | - | - | 40 | - | PE9 | I/O | FT | PE9 | | TIM1_CH1 |
| G6 | - | - | - | 41 | - | PE10 | I/O | FT | PE10 | | TIM1_CH2N |
| H6 | - | - | - | 42 | - | PE11 | I/O | FT | PE11 | | TIM1_CH2 |
| J6 | - | - | - | 43 | - | PE12 | I/O | FT | PE12 | | TIM1_CH3N |
| K6 | - | - | - | 44 | - | PE13 | I/O | FT | PE13 | | TIM1_CH3 |
| G7 | - | - | - | 45 | - | PE14 | I/O | FT | PE14 | | TIM1_CH4 |
| H7 | - | - | - | 46 | - | PE15 | I/O | FT | PE15 | | TIM1_BKIN |
| J7 | 21 | G7 | 29 | 47 | - | PB10 | I/O | FT | PB10 | I2C2_SCL/ USART3_TX ⁽⁷⁾ | TIM2_CH3 |
| K7 | 22 | H7 | 30 | 48 | - | PB11 | I/O | FT | PB11 | I2C2_SDA/ USART3_RX ⁽⁷⁾ | TIM2_CH4 |
| E7 | 23 | D6 | 31 | 49 | 18 | V _{SS_1} | S | | V _{SS_1} | | |

5.1.7 Current consumption measurement

Figure 13. Current consumption measurement scheme



5.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in [Table 6: Voltage characteristics](#), [Table 7: Current characteristics](#), and [Table 8: Thermal characteristics](#) may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 6. Voltage characteristics

| Symbol | Ratings | Min | Max | Unit |
|----------------------|---|---|--------------|------|
| $V_{DD}-V_{SS}$ | External main supply voltage (including V_{DDA} and V_{DD}) ⁽¹⁾ | -0.3 | 4.0 | V |
| V_{IN} | Input voltage on five volt tolerant pin ⁽²⁾ | $V_{SS} - 0.3$ | +5.5 | |
| | Input voltage on any other pin ⁽²⁾ | $V_{SS} - 0.3$ | $V_{DD}+0.3$ | |
| $ \Delta V_{DDx} $ | Variations between different V_{DD} power pins | | 50 | mV |
| $ V_{SSx} - V_{SS} $ | Variations between all the different ground pins | | 50 | |
| $V_{ESD(HBM)}$ | Electrostatic discharge voltage (human body model) | see Section 5.3.11: Absolute maximum ratings (electrical sensitivity) | | |

1. All main power (V_{DD} , V_{DDA}) and ground (V_{SS} , V_{SSA}) pins must always be connected to the external power supply, in the permitted range.
2. $I_{INJ(PIN)}$ must never be exceeded (see [Table 7: Current characteristics](#)). This is implicitly insured if V_{IN} maximum is respected. If V_{IN} maximum cannot be respected, the injection current must be limited externally to the $I_{INJ(PIN)}$ value. A positive injection is induced by $V_{IN} > V_{INmax}$ while a negative injection is induced by $V_{IN} < V_{SS}$.

Table 11. Embedded reset and power control block characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|----------------------|---|-----------------------------|--------------------|------|------|------|
| V_{PVD} | Programmable voltage detector level selection | PLS[2:0]=000 (rising edge) | 2.1 | 2.18 | 2.26 | V |
| | | PLS[2:0]=000 (falling edge) | 2 | 2.08 | 2.16 | V |
| | | PLS[2:0]=001 (rising edge) | 2.19 | 2.28 | 2.37 | V |
| | | PLS[2:0]=001 (falling edge) | 2.09 | 2.18 | 2.27 | V |
| | | PLS[2:0]=010 (rising edge) | 2.28 | 2.38 | 2.48 | V |
| | | PLS[2:0]=010 (falling edge) | 2.18 | 2.28 | 2.38 | V |
| | | PLS[2:0]=011 (rising edge) | 2.38 | 2.48 | 2.58 | V |
| | | PLS[2:0]=011 (falling edge) | 2.28 | 2.38 | 2.48 | V |
| | | PLS[2:0]=100 (rising edge) | 2.47 | 2.58 | 2.69 | V |
| | | PLS[2:0]=100 (falling edge) | 2.37 | 2.48 | 2.59 | V |
| | | PLS[2:0]=101 (rising edge) | 2.57 | 2.68 | 2.79 | V |
| | | PLS[2:0]=101 (falling edge) | 2.47 | 2.58 | 2.69 | V |
| | | PLS[2:0]=110 (rising edge) | 2.66 | 2.78 | 2.9 | V |
| | | PLS[2:0]=110 (falling edge) | 2.56 | 2.68 | 2.8 | V |
| | | PLS[2:0]=111 (rising edge) | 2.76 | 2.88 | 3 | V |
| | | PLS[2:0]=111 (falling edge) | 2.66 | 2.78 | 2.9 | V |
| $V_{PVDhyst}^{(2)}$ | PVD hysteresis | | | 100 | | mV |
| $V_{POR/PDR}$ | Power on/power down reset threshold | Falling edge | 1.8 ⁽¹⁾ | 1.88 | 1.96 | V |
| | | Rising edge | 1.84 | 1.92 | 2.0 | V |
| $V_{PDRhyst}^{(2)}$ | PDR hysteresis | | | 40 | | mV |
| $T_{RSTTEMPO}^{(2)}$ | Reset temporization | | 1 | 2.5 | 4.5 | ms |

1. The product behavior is guaranteed by design down to the minimum $V_{POR/PDR}$ value.

2. Guaranteed by design, not tested in production.

Figure 14. Typical current consumption in Run mode versus frequency (at 3.6 V) - code with data processing running from RAM, peripherals enabled




Figure 15. Typical current consumption in Run mode versus frequency (at 3.6 V) - code with data processing running from RAM, peripherals disabled




Table 15. Maximum current consumption in Sleep mode, code running from Flash or RAM

| Symbol | Parameter | Conditions | f_{HCLK} | Max ⁽¹⁾ | | Unit |
|----------|------------------------------|--|------------|----------------------|-----------------------|------|
| | | | | $T_A = 85\text{ °C}$ | $T_A = 105\text{ °C}$ | |
| I_{DD} | Supply current in Sleep mode | External clock ⁽²⁾ , all peripherals enabled | 72 MHz | 30 | 32 | mA |
| | | | 48 MHz | 20 | 20.5 | |
| | | | 36 MHz | 15.5 | 16 | |
| | | | 24 MHz | 11.5 | 12 | |
| | | | 16 MHz | 8.5 | 9 | |
| | | | 8 MHz | 5.5 | 6 | |
| | | External clock ⁽²⁾ , all peripherals disabled | 72 MHz | 7.5 | 8 | |
| | | | 48 MHz | 6 | 6.5 | |
| | | | 36 MHz | 5 | 5.5 | |
| | | | 24 MHz | 4.5 | 5 | |
| | | | 16 MHz | 4 | 4.5 | |
| | | | 8 MHz | 3 | 4 | |

1. based on characterization, tested in production at $V_{DD\text{ max}}$, $f_{HCLK\text{ max}}$ with peripherals enabled.

2. External clock is 8 MHz and PLL is on when $f_{HCLK} > 8\text{ MHz}$.

Table 18. Typical current consumption in Sleep mode, code running from Flash or RAM

| Symbol | Parameter | Conditions | f _{HCLK} | Typ ⁽¹⁾ | | Unit |
|-----------------|------------------------------|---|-------------------|--|--------------------------|------|
| | | | | All peripherals enabled ⁽²⁾ | All peripherals disabled | |
| I _{DD} | Supply current in Sleep mode | External clock ⁽³⁾ | 72 MHz | 14.4 | 5.5 | mA |
| | | | 48 MHz | 9.9 | 3.9 | |
| | | | 36 MHz | 7.6 | 3.1 | |
| | | | 24 MHz | 5.3 | 2.3 | |
| | | | 16 MHz | 3.8 | 1.8 | |
| | | | 8 MHz | 2.1 | 1.2 | |
| | | | 4 MHz | 1.6 | 1.1 | |
| | | | 2 MHz | 1.3 | 1 | |
| | | | 1 MHz | 1.11 | 0.98 | |
| | | | 500 kHz | 1.04 | 0.96 | |
| | | | 125 kHz | 0.98 | 0.95 | |
| | | Running on high speed internal RC (HSI), AHB prescaler used to reduce the frequency | 64 MHz | 12.3 | 4.4 | |
| | | | 48 MHz | 9.3 | 3.3 | |
| | | | 36 MHz | 7 | 2.5 | |
| | | | 24 MHz | 4.8 | 1.8 | |
| | | | 16 MHz | 3.2 | 1.2 | |
| | | | 8 MHz | 1.6 | 0.6 | |
| | | | 4 MHz | 1 | 0.5 | |
| | | | 2 MHz | 0.72 | 0.47 | |
| | | | 1 MHz | 0.56 | 0.44 | |
| | | | 500 kHz | 0.49 | 0.42 | |
| | | | 125 kHz | 0.43 | 0.41 | |

1. Typical values are measures at T_A = 25 °C, V_{DD} = 3.3 V.

2. Add an additional power consumption of 0.8 mA per ADC for the analog part. In applications, this consumption occurs only while the ADC is on (ADON bit is set in the ADC_CR2 register).

3. External clock is 8 MHz and PLL is on when f_{HCLK} > 8 MHz.

High-speed internal (HSI) RC oscillator**Table 24. HSI oscillator characteristics^{(1) (2)}**

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|---------------------------|----------------------------------|--|------|---------|-----|---------------|
| f_{HSI} | Frequency | | | 8 | | MHz |
| ACC_{HSI} | Accuracy of HSI oscillator | $T_A = -40$ to $105\text{ }^{\circ}\text{C}$ | -2 | ± 1 | 2.5 | % |
| | | $T_A = -10$ to $85\text{ }^{\circ}\text{C}$ | -1.5 | ± 1 | 2.2 | % |
| | | $T_A = 0$ to $70\text{ }^{\circ}\text{C}$ | -1.3 | ± 1 | 2 | % |
| | | $T_A = 25\text{ }^{\circ}\text{C}$ | -1.1 | ± 1 | 1.8 | % |
| $t_{\text{su(HSI)}}$ | HSI oscillator startup time | | 1 | | 2 | μs |
| $I_{\text{DD(HSI)}}$ | HSI oscillator power consumption | | | 80 | 100 | μA |

1. Guaranteed by design, not tested in production.

2. $V_{\text{DD}} = 3.3\text{ V}$, $T_A = -40$ to $105\text{ }^{\circ}\text{C}$ unless otherwise specified.

Low-speed internal (LSI) RC oscillator**Table 25. LSI oscillator characteristics⁽¹⁾**

| Symbol | Parameter | Min | Typ | Max | Unit |
|----------------------------|----------------------------------|-----|------|-----|---------------|
| $f_{\text{LSI}}^{(2)}$ | Frequency | 30 | 40 | 60 | kHz |
| $t_{\text{su(LSI)}}^{(3)}$ | LSI oscillator startup time | | | 85 | μs |
| $I_{\text{DD(LSI)}}^{(3)}$ | LSI oscillator power consumption | | 0.65 | 1.2 | μA |

1. $V_{\text{DD}} = 3\text{ V}$, $T_A = -40$ to $105\text{ }^{\circ}\text{C}$ unless otherwise specified.

2. Based on characterization, not tested in production.

3. Guaranteed by design, not tested in production.

Wakeup time from low-power mode

The wakeup times given in [Table 26](#) is measured on a wakeup phase with a 8-MHz HSI RC oscillator. The clock source used to wake up the device depends from the current operating mode:

- Stop or Standby mode: the clock source is the RC oscillator
- Sleep mode: the clock source is the clock that was set before entering Sleep mode.

All timings are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in [Table 9](#).

Table 26. Low-power mode wakeup timings

| Symbol | Parameter | Conditions | Typ | Unit |
|---------------------|---|---|-----|---------|
| $t_{WUSLEEP}^{(1)}$ | Wakeup from Sleep mode | Wakeup on HSI RC clock | 1.8 | μs |
| $t_{WUSTOP}^{(1)}$ | Wakeup from Stop mode (regulator in run mode) | HSI RC wakeup time = 2 μs | 3.6 | μs |
| | Wakeup from Stop mode (regulator in low power mode) | HSI RC wakeup time = 2 μs , Regulator wakeup from LP mode time = 5 μs | 5.4 | |
| $t_{WUSTDBY}^{(1)}$ | Wakeup from Standby mode | HSI RC wakeup time = 2 μs , Regulator wakeup from power down time = 38 μs | 50 | μs |

1. The wakeup times are measured from the wakeup event to the point in which the user application code reads the first instruction.

5.3.8 PLL characteristics

The parameters given in [Table 27](#) are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in [Table 9](#).

Table 27. PLL characteristics

| Symbol | Parameter | Test conditions | Value | | | Unit |
|----------------|--------------------------------|-----------------|--------------------|-----|--------------------|---------|
| | | | Min ⁽¹⁾ | Typ | Max ⁽¹⁾ | |
| f_{PLL_IN} | PLL input clock ⁽²⁾ | | 1 | 8.0 | 25 | MHz |
| | PLL input clock duty cycle | | 40 | | 60 | % |
| f_{PLL_OUT} | PLL multiplier output clock | | 16 | | 72 | MHz |
| t_{LOCK} | PLL lock time | | | | 200 | μs |

1. Based on characterization, not tested in production.

2. Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by f_{PLL_OUT} .

5.3.9 Memory characteristics

Flash memory

The characteristics are given at $T_A = -40$ to $+105$ °C unless otherwise specified.

Table 28. Flash memory characteristics

| Symbol | Parameter | Conditions | Min ⁽¹⁾ | Typ | Max ⁽¹⁾ | Unit |
|-------------|-------------------------|--------------------------|--------------------|------|--------------------|---------|
| t_{prog} | 16-bit programming time | $T_A = -40$ to $+105$ °C | 40 | 52.5 | 70 | μs |
| t_{ERASE} | Page (1 KB) erase time | $T_A = -40$ to $+105$ °C | 20 | | 40 | ms |
| t_{ME} | Mass erase time | $T_A = -40$ to $+105$ °C | 20 | | 40 | ms |

Table 30. EMS characteristics

| Symbol | Parameter | Conditions | Level/Class |
|------------|---|---|-------------|
| V_{FESD} | Voltage limits to be applied on any I/O pin to induce a functional disturbance | $V_{DD} = 3.3\text{ V}$, $T_A = +25\text{ }^{\circ}\text{C}$, $f_{HCLK} = 72\text{ MHz}$ conforms to IEC 1000-4-2 | 2B |
| V_{EFTB} | Fast transient voltage burst limits to be applied through 100 pF on V_{DD} and V_{SS} pins to induce a functional disturbance | $V_{DD} = 3.3\text{ V}$, $T_A = +25\text{ }^{\circ}\text{C}$, $f_{HCLK} = 72\text{ MHz}$ conforms to IEC 1000-4-4 | 4A |

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with SAE J 1752/3 standard which specifies the test board and the pin loading.

Table 31. EMI characteristics

| Symbol | Parameter | Conditions | Monitored frequency band | Max vs. [f_{HSE}/f_{HCLK}] | | Unit |
|-----------|------------|--|--------------------------|--------------------------------|----------|------|
| | | | | 8/48 MHz | 8/72 MHz | |
| S_{EMI} | Peak level | $V_{DD} = 3.3\text{ V}$, $T_A = 25\text{ }^{\circ}\text{C}$, LQFP100 package compliant with SAE J 1752/3 | 0.1 to 30 MHz | 12 | 12 | dBμV |
| | | | 30 to 130 MHz | 22 | 19 | |
| | | | 130 MHz to 1GHz | 23 | 29 | |
| | | | SAE EMI Level | 4 | 4 | - |

5.3.12 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in [Table 34](#) are derived from tests performed under the conditions summarized in [Table 9](#). All I/Os are CMOS and TTL compliant.

Table 34. I/O static characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|-----------|---|---|-----------------------------|-----|---------------|-----------|
| V_{IL} | Input low level voltage | TTL ports | -0.5 | | 0.8 | V |
| V_{IH} | Standard IO input high level voltage | | 2 | | $V_{DD}+0.5$ | |
| | IO FT ⁽¹⁾ input high level voltage | | 2 | | 5.5V | |
| V_{IL} | Input low level voltage | CMOS ports | -0.5 | | $0.35 V_{DD}$ | V |
| V_{IH} | Input high level voltage | | $0.65 V_{DD}$ | | $V_{DD}+0.5$ | |
| V_{hys} | Standard IO Schmitt trigger voltage hysteresis ⁽²⁾ | | 200 | | | mV |
| | IO FT Schmitt trigger voltage hysteresis ⁽²⁾ | | $5\% V_{DD}$ ⁽³⁾ | | | mV |
| I_{lkg} | Input leakage current ⁽⁴⁾ | $V_{SS} \leq V_{IN} \leq V_{DD}$ Standard I/Os | | | ± 1 | μA |
| | | $V_{IN} = 5 V$ I/O FT | | | 3 | |
| R_{PU} | Weak pull-up equivalent resistor ⁽⁵⁾ | $V_{IN} = V_{SS}$ | 30 | 40 | 50 | $k\Omega$ |
| R_{PD} | Weak pull-down equivalent resistor ⁽⁵⁾ | $V_{IN} = V_{DD}$ | 30 | 40 | 50 | $k\Omega$ |
| C_{IO} | I/O pin capacitance | | | 5 | | pF |

1. FT = Five-volt tolerant.

2. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization, not tested in production.

3. With a minimum of 100 mV.


4. Leakage could be higher than max. if negative current is injected on adjacent pins.

5. Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This MOS/NMOS contribution to the series resistance is minimum (~10% order).

All I/Os are CMOS and TTL compliant (no software configuration required), their characteristics consider the most strict CMOS-technology or TTL parameters:

- For V_{IH} :
 - if V_{DD} is in the [2.00 V - 3.08 V] range: CMOS characteristics but TTL included
 - if V_{DD} is in the [3.08 V - 3.60 V] range: TTL characteristics but CMOS included
- For V_{IL} :
 - if V_{DD} is in the [2.00 V - 2.28 V] range: TTL characteristics but CMOS included
 - if V_{DD} is in the [2.28 V - 3.60 V] range: CMOS characteristics but TTL included

Figure 23. I/O AC characteristics definition



5.3.13 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R_{PU} (see [Table 34](#)).

Unless otherwise specified, the parameters given in [Table 37](#) are derived from tests performed under the ambient temperature and V_{DD} supply voltage conditions summarized in [Table 9](#).

Table 37. NRST pin characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|----------------------|---|-------------------|------|-----|--------------|------------|
| $V_{IL(NRST)}^{(1)}$ | NRST Input low level voltage | | -0.5 | | 0.8 | V |
| $V_{IH(NRST)}^{(1)}$ | NRST Input high level voltage | | 2 | | $V_{DD}+0.5$ | |
| $V_{hys(NRST)}$ | NRST Schmitt trigger voltage hysteresis | | | 200 | | mV |
| R_{PU} | Weak pull-up equivalent resistor ⁽²⁾ | $V_{IN} = V_{SS}$ | 30 | 40 | 50 | k Ω |
| $V_{F(NRST)}^{(1)}$ | NRST Input filtered pulse | | | | 100 | ns |
| $V_{NF(NRST)}^{(1)}$ | NRST Input not filtered pulse | | 300 | | | ns |

1. Guaranteed by design, not tested in production.

2. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance must be minimum (~10% order).

Equation 1: R_{AIN} max formula:

$$R_{AIN} < \frac{T_s}{f_{ADC} \times C_{ADC} \times \ln(2^{N+2})} - R_{ADC}$$

The formula above ([Equation 1](#)) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

Table 46. R_{AIN} max for $f_{ADC} = 14$ MHz⁽¹⁾


| T_s (cycles) | t_s (μs) | R_{AIN} max (kΩ) |
|----------------|------------|--------------------|
| 1.5 | 0.11 | 1.2 |
| 7.5 | 0.54 | 10 |
| 13.5 | 0.96 | 19 |
| 28.5 | 2.04 | 41 |
| 41.5 | 2.96 | 60 |
| 55.5 | 3.96 | 80 |
| 71.5 | 5.11 | 104 |
| 239.5 | 17.1 | 350 |

1. Based on characterization, not tested in production.

Table 47. ADC accuracy - limited test conditions^{(1) (2)}

| Symbol | Parameter | Test conditions | Typ | Max ⁽³⁾ | Unit |
|--------|------------------------------|--|------|--------------------|------|
| ET | Total unadjusted error | $f_{PCLK2} = 56$ MHz, $f_{ADC} = 14$ MHz, $R_{AIN} < 10$ kΩ, $V_{DDA} = 3$ V to 3.6 V $T_A = 25$ °C Measurements made after ADC calibration | ±1.3 | ±2 | LSB |
| EO | Offset error | | ±1 | ±1.5 | |
| EG | Gain error | | ±0.5 | ±1.5 | |
| ED | Differential linearity error | | ±0.7 | ±1 | |
| EL | Integral linearity error | | ±0.8 | ±1.5 | |

1. ADC DC accuracy values are measured after internal calibration.
2. ADC Accuracy vs. Negative Injection Current: Injecting negative current on any of the standard (non-robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current.
Any positive injection current within the limits specified for $I_{INJ(PIN)}$ and $\Sigma I_{INJ(PIN)}$ in [Section 5.3.12](#) does not affect the ADC accuracy.
3. Based on characterization, not tested in production.

Figure 33. Power supply and reference decoupling (V_{REF+} connected to V_{DDA})

1. V_{REF+} and V_{REF-} inputs are available only on 100-pin packages.

5.3.18 Temperature sensor characteristics



Table 49. TS characteristics

| Symbol | Parameter | Min | Typ | Max | Unit |
|-------------------------------|--|------|---------|---------|------------------------------|
| $T_L^{(1)}$ | V_{SENSE} linearity with temperature | | ± 1 | ± 2 | $^{\circ}\text{C}$ |
| $\text{Avg_Slope}^{(1)}$ | Average slope | 4.0 | 4.3 | 4.6 | $\text{mV}/^{\circ}\text{C}$ |
| $V_{25}^{(1)}$ | Voltage at 25 $^{\circ}\text{C}$ | 1.34 | 1.43 | 1.52 | V |
| $t_{\text{START}}^{(2)}$ | Startup time | 4 | | 10 | μs |
| $T_{\text{S_temp}}^{(3)(2)}$ | ADC sampling time when reading the temperature | | | 17.1 | μs |

1. Based on characterization, not tested in production.

2. Guaranteed by design, not tested in production.

3. Shortest sampling time can be determined in the application by multiple iterations.

Figure 40. LQFP64, 64-pin low-profile quad flat package outline⁽¹⁾**Figure 41. Recommended footprint⁽¹⁾⁽²⁾**

1. Drawing is not to scale.
2. Dimensions are in millimeters.

Table 53. LQFP64, 64-pin low-profile quad flat package mechanical data

| Dim. | mm | | | inches ⁽¹⁾ | | |
|------|----------------|-------|------|-----------------------|--------|--------|
| | Min | Typ | Max | Min | Typ | Max |
| A | | | 1.60 | | | 0.0630 |
| A1 | 0.05 | | 0.15 | 0.0020 | | 0.0059 |
| A2 | 1.35 | 1.40 | 1.45 | 0.0531 | 0.0551 | 0.0571 |
| b | 0.17 | 0.22 | 0.27 | 0.0067 | 0.0087 | 0.0106 |
| c | 0.09 | | 0.20 | 0.0035 | | 0.0079 |
| D | | 12.00 | | | 0.4724 | |
| D1 | | 10.00 | | | 0.3937 | |
| E | | 12.00 | | | 0.4724 | |
| E1 | | 10.00 | | | 0.3937 | |
| e | | 0.50 | | | 0.0197 | |
| θ | 0° | 3.5° | 7° | 0° | 3.5° | 7° |
| L | 0.45 | 0.60 | 0.75 | 0.0177 | 0.0236 | 0.0295 |
| L1 | | 1.00 | | | 0.0394 | |
| N | Number of pins | | | | | |
| | 64 | | | | | |

1. Values in inches are converted from mm and rounded to 4 decimal digits.