



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	CANbus, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART, USB
Peripherals	DMA, Motor Control PWM, PDR, POR, PVD, PWM, Temp Sensor, WDT
Number of I/O	51
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	20K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f103rbt6tr

^-		nts
1.0	Inte	nts

8 Revision history ...... 85

# List of tables

Table 1.	Device summary	. 1
Table 2.	STM32F103xx medium-density device features and peripheral counts	
Table 3.	STM32F103xx family	
Table 4.	Timer feature comparison	
Table 5.	Medium-density STM32F103xx pin definitions	
Table 6.	Voltage characteristics	
Table 7.	Current characteristics	
Table 8.	Thermal characteristics	
Table 9.	General operating conditions	
Table 10.	Operating conditions at power-up / power-down	
Table 11.	Embedded reset and power control block characteristics	
Table 12.	Embedded internal reference voltage	
Table 12.	Maximum current consumption in Run mode, code with data processing	50
Table 15.	running from Flash	39
Table 14.	Maximum current consumption in Run mode, code with data processing	00
145.5	running from RAM	39
Table 15.	Maximum current consumption in Sleep mode, code running from Flash or RAM	
Table 16.	Typical and maximum current consumptions in Stop and Standby modes	
Table 17.	Typical current consumption in Run mode, code with data processing	
	running from Flash	44
Table 18.	Typical current consumption in Sleep mode, code running from Flash or	
	RAM	
Table 19.	Peripheral current consumption	
Table 20.	High-speed external user clock characteristics	
Table 21.	Low-speed external user clock characteristics	
Table 22.	HSE 4-16 MHz oscillator characteristics	
Table 23.	LSE oscillator characteristics (f <sub>LSE</sub> = 32.768 kHz)	
Table 24.	HSI oscillator characteristics	
Table 25.	LSI oscillator characteristics	
Table 26.	Low-power mode wakeup timings	
Table 27.	PLL characteristics	
Table 28.	Flash memory characteristics	
Table 29.	Flash memory endurance and data retention	53
Table 30.	EMS characteristics	54
Table 31.	EMI characteristics	54
Table 32.	ESD absolute maximum ratings	55
Table 33.	Electrical sensitivities	
Table 34.	I/O static characteristics	
Table 35.	Output voltage characteristics	57
Table 36.	I/O AC characteristics	58
Table 37.	NRST pin characteristics	59
Table 38.	TIMx characteristics	60
Table 39.	I <sup>2</sup> C characteristics	61
Table 40.	SCL frequency (f <sub>PCLK1</sub> = 36 MHz.,V <sub>DD</sub> = 3.3 V)	
Table 41.	SPI characteristics	
Table 42.	USB startup time	65
Table 43.	USB DC electrical characteristics	66
Table 44.	USB: Full-speed electrical characteristics	66



List	of	fiq	ures
------	----	-----	------

### STM32F103x8, STM32F103xB

Figure 44.	LQFP48, 48-pin low-profile quad flat package outline	80
Figure 45.	Recommended footprint <sup>(1)</sup>	80
Figure 46.	LQFP100 P <sub>D</sub> max vs. T <sub>A</sub>	83

577

Table 5. Medium-density STM32F103xx pin definitions (continued)

		Pin	ıs					(2)	•	Alternate fo	unctions
LFBGA100	LQFP48	TFBGA64	LQFP64	LQFP100	VFQFPN36	Pin name	Type <sup>(1)</sup>	I / O Level <sup>(2)</sup>	Main function <sup>(3)</sup> (after reset)	Default	Remap
F7	24	E6	32	50	19	$V_{DD_{-1}}$	S		$V_{DD_{-1}}$		
K8	25	Н8	33	51	ı	PB12	I/O	FT	PB12	SPI2_NSS/ I2C2_SMBAI/ USART3_CK <sup>(7)</sup> / TIM1_BKIN <sup>(7)</sup>	
J8	26	G8	34	52	1	PB13	I/O	FT	PB13	SPI2_SCK/ USART3_CTS <sup>(7)</sup> / TIM1_CH1N <sup>(7)</sup>	
Н8	27	F8	35	53	-	PB14	I/O	FT	PB14	SPI2_MISO/ USART3_RTS <sup>(7)</sup> TIM1_CH2N <sup>(7)</sup>	
G8	28	F7	36	54	-	PB15	I/O	FT	PB15	SPI2_MOSI/ TIM1_CH3N <sup>(7)</sup>	
K9	-	-	-	55	-	PD8	I/O	FT	PD8		USART3_TX
J9	-	-	-	56	-	PD9	I/O	FT	PD9		USART3_RX
Н9	-	-	-	57	-	PD10	I/O	FT	PD10		USART3_CK
G9	-	-	-	58	-	PD11	I/O	FT	PD11		USART3_CTS
K10	-	-	-	59	-	PD12	I/O	FT	PD12		TIM4_CH1 / USART3_RTS
J10	-	-	-	60	-	PD13	I/O	FT	PD13		TIM4_CH2
H10	-	-	-	61	-	PD14	I/O	FT	PD14		TIM4_CH3
G10	•	-	-	62	-	PD15	I/O	FT	PD15		TIM4_CH4
F10	-	F6	37	63	-	PC6	I/O	FT	PC6		TIM3_CH1
E10		E7	38	64	-	PC7	I/O	FT	PC7		TIM3_CH2
F9		E8	39	65	-	PC8	I/O	FT	PC8		TIM3_CH3
E9	ı	D8	40	66	-	PC9	I/O	FT	PC9		TIM3_CH4
D9	29	D7	41	67	20	PA8	I/O	FT	PA8	USART1_CK/ TIM1_CH1 <sup>(7)</sup> /MCO	
С9	30	C7	42	68	21	PA9	I/O	FT	PA9	USART1_TX <sup>(7)</sup> / TIM1_CH2 <sup>(7)</sup>	
D10	31	C6	43	69	22	PA10	I/O	FT	PA10	USART1_RX <sup>(7)</sup> / TIM1_CH3 <sup>(7)</sup>	
C10	32	C8	44	70	23	PA11	I/O	FT	PA11	USART1_CTS/ CANRX <sup>(7)</sup> / USBDM TIM1_CH4 <sup>(7)</sup>	
B10	33	В8	45	71	24	PA12	I/O	FT	PA12	USART1_RTS/ CANTX <sup>(7)</sup> //USBDP TIM1_ETR <sup>(7)</sup>	

Table 5. Medium-density STM32F103xx pin definitions (continued)

		Pin	ıs					(2)		Alternate f	unctions
LFBGA100	LQFP48	TFBGA64	LQFP64	LQFP100	VFQFPN36	Pin name	Type <sup>(1)</sup>	I / O Level <sup>(2)</sup>	Main function <sup>(3)</sup> (after reset)	Default	Remap
D4	•	-	-	97	-	PE0	I/O	FT	PE0	TIM4_ETR	
C4	-	-	-	98	-	PE1	I/O	FT	PE1		
E5	47	D4	63	99	36	V <sub>SS_3</sub>	S		V <sub>SS_3</sub>		
F5	48	E4	64	100	1	$V_{DD_3}$	S		$V_{DD_3}$		

- 1. I = input, O = output, S = supply, HiZ = high impedance.
- 2. FT = 5 V tolerant.
- 3. Function availability depends on the chosen device. For devices having reduced peripheral counts, it is always the lower number of peripheral that is included. For example, if a device has only one SPI and two USARTs, they will be called SPI1 and USART1 & USART2, respectively. Refer to *Table 2 on page 10*.
- 4. PC13, PC14 and PC15 are supplied through the power switch and since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 is restricted: only one I/O at a time can be used as an output, the speed has to be limited to 2 MHz with a maximum load of 30 pF and these I/Os must not be used as a current source (e.g. to drive an LED).
- 5. Main function after the first backup domain power-up. Later on, it depends on the contents of the Backup registers even after reset (because these registers are not reset by the main reset). For details on how to manage these IOs, refer to the Battery backup domain and BKP register description sections in the STM32F10xxx reference manual, available from the STMicroelectronics website: www.st.com.
- 6. Unlike in the LQFP64 package, there is no PC3 in the TFBGA64 package. The  $V_{REF+}$  functionality is provided instead.
- This alternate function can be remapped by software to some other port pins (if available on the used package). For more
  details, refer to the Alternate function I/O and debug configuration section in the STM32F10xxx reference manual, available
  from the STMicroelectronics website: www.st.com.
- 8. The pins number 2 and 3 in the VFQFPN36 package, 5 and 6 in the LQFP48 and LQFP64 packages, and C1 and C2 in the TFBGA64 package are configured as OSC\_IN/OSC\_OUT after reset, however the functionality of PD0 and PD1 can be remapped by software on these pins. For the LQFP100 package, PD0 and PD1 are available by default, so there is no need for remapping. For more details, refer to the Alternate function I/O and debug configuration section in the STM32F10xxx reference manual.

The use of PD0 and PD1 in output mode is limited as they can only be used at 50 MHz in output mode.

Ratings **Symbol** Unit Max. Total current into V<sub>DD</sub>/V<sub>DDA</sub> power lines (source)<sup>(1)</sup> 150  $I_{VDD}$ Total current out of V<sub>SS</sub> ground lines (sink)<sup>(1)</sup> 150  $I_{VSS}$ Output current sunk by any I/O and control pin 25  $I_{10}$ Output current source by any I/Os and control pin **- 25** mΑ Injected current on NRST pin ± 5 I<sub>INJ(PIN)</sub> (2)(3) Injected current on HSE OSC\_IN and LSE OSC\_IN pins ± 5 Injected current on any other pin<sup>(4)</sup> ± 5  $\Sigma I_{\text{INJ(PIN)}}^{(2)}$ Total injected current (sum of all I/O and control pins) (4) ± 25

Table 7. Current characteristics

- All main power (V<sub>DD</sub>, V<sub>DDA</sub>) and ground (V<sub>SS</sub>, V<sub>SSA</sub>) pins must always be connected to the external power supply, in the permitted range.
- 2.  $I_{INJ(PIN)}$  must never be exceeded. This is implicitly insured if  $V_{IN}$  maximum is respected. If  $V_{IN}$  maximum cannot be respected, the injection current must be limited externally to the  $I_{INJ(PIN)}$  value. A positive injection is induced by  $V_{IN} > V_{DD}$  while a negative injection is induced by  $V_{IN} < V_{SS}$ .
- 3. Negative injection disturbs the analog performance of the device. See note in Section 5.3.17: 12-bit ADC characteristics.
- 4. When several inputs are submitted to a current injection, the maximum ΣI<sub>INJ(PIN)</sub> is the absolute sum of the positive and negative injected currents (instantaneous values). These results are based on characterization with ΣI<sub>INJ(PIN)</sub> maximum current injection on four I/O port pins of the device.

Table 8. Thermal characteristics

Symbol	Ratings	Value	Unit
T <sub>STG</sub>	Storage temperature range	-65 to +150	°C
T <sub>J</sub>	Maximum junction temperature	150	°C

# 5.3 Operating conditions

### 5.3.1 General operating conditions

Table 9. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>HCLK</sub>	Internal AHB clock frequency		0	72	
f <sub>PCLK1</sub>	Internal APB1 clock frequency		0	36	MHz
f <sub>PCLK2</sub>	Internal APB2 clock frequency		0	72	
$V_{DD}$	Standard operating voltage		2	3.6	V
V <sub>DDA</sub> <sup>(1)</sup>	Analog operating voltage (ADC not used)	Must be the same potential	2	3.6	V
VDDA` ′	Analog operating voltage (ADC used)	as V <sub>DD</sub> <sup>(2)</sup>	2.4	3.6	V
V <sub>BAT</sub>	Backup operating voltage		1.8	3.6	V

-40

125

Symbol	Parameter	Conditions	Min	Max	Unit	
		LFBGA100		454		
		LQFP100		434		
В	Power dissipation at T <sub>A</sub> = 85 °C	TFBGA64		308	m\\\	
$P_{D}$	for suffix 6 or $T_A = 105$ °C for suffix $7^{(3)}$	LQFP64		444	mW	
		LQFP48		363		
		VFQFPN36		1110		
	Ambient temperature for 6 suffix version	Maximum power dissipation	-40	85	°C	
TA		Low power dissipation <sup>(4)</sup>	-40	105		
IA	Ambient temperature for 7	Maximum power dissipation	-40	105		
	suffix version	Low power dissipation <sup>(4)</sup>	-40	125	°C	
т.	lunation temperature range	6 suffix version	-40	105	°C	
TJ	Junction temperature range	7 ouffix version	40	105	C	

Table 9. General operating conditions (continued)

7 suffix version

## 5.3.2 Operating conditions at power-up / power-down

Subject to general operating conditions for T<sub>A</sub>.

Table 10. Operating conditions at power-up / power-down

Symbol	Parameter	Conditions	Min	Max	Unit
	V <sub>DD</sub> rise time rate		0	$\infty$	µs/V
τ <sub>VDD</sub>	V <sub>DD</sub> fall time rate		20	8	μ5/ ν

#### 5.3.3 Embedded reset and power control block characteristics

The parameters given in *Table 11* are derived from tests performed under ambient temperature and V<sub>DD</sub> supply voltage conditions summarized in *Table 9*.

<sup>1.</sup> When the ADC is used, refer to Table 45: ADC characteristics.

<sup>2.</sup> It is recommended to power  $V_{DD}$  and  $V_{DDA}$  from the same source. A maximum difference of 300 mV between  $V_{DD}$  and  $V_{DDA}$  can be tolerated during power-up and operation.

<sup>3.</sup> If T<sub>A</sub> is lower, higher P<sub>D</sub> values are allowed as long as T<sub>J</sub> does not exceed T<sub>J</sub>max (see *Table 6.2: Thermal characteristics on page 81*).

In low power dissipation state, T<sub>A</sub> can be extended to this range as long as T<sub>J</sub> does not exceed T<sub>J</sub>max (see Table 6.2: Thermal characteristics on page 81).






Figure 14. Typical current consumption in Run mode versus frequency (at 3.6 V) - code with data processing running from RAM, peripherals enabled





Note:

For  $C_{L1}$  and  $C_{L2}$  it is recommended to use high-quality ceramic capacitors in the 5 pF to 15 pF range selected to match the requirements of the crystal or resonator.  $C_{L1}$  and  $C_{L2}$ , are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of  $C_{L1}$  and  $C_{L2}$ .

Load capacitance  $C_L$  has the following formula:  $C_L = C_{L1} \times C_{L2} / (C_{L1} + C_{L2}) + C_{stray}$  where  $C_{stray}$  is the pin capacitance and board or trace PCB-related capacitance. Typically, it is between 2 pF and 7 pF.

Caution:

To avoid exceeding the maximum value of  $C_{L1}$  and  $C_{L2}$  (15 pF) it is strongly recommended to use a resonator with a load capacitance  $C_L \le 7$  pF. Never use a resonator with a load capacitance of 12.5 pF.


**Example:** if you choose a resonator with a load capacitance of  $C_L = 6$  pF, and  $C_{stray} = 2$  pF, then  $C_{L1} = C_{L2} = 8$  pF.

Table 23.	LSE oscillator characteristics ( $f_{LSE} = 32.768 \text{ kHz}$ ) (1)
14510 =01	

Symbol	Parameter Conditions		Min	Тур	Max	Unit
$R_{F}$	Feedback resistor			5		МΩ
C <sub>L1</sub> C <sub>L2</sub> <sup>(2)</sup>	Recommended load capacitance versus equivalent serial resistance of the crystal (R <sub>S</sub> ) <sup>(3)</sup>	equivalent serial $R_S = 30 \text{ k}\Omega$			15	pF
l <sub>2</sub>	LSE driving current	$V_{DD} = 3.3 \text{ V}, V_{IN} = V_{SS}$			1.4	μA
9 <sub>m</sub>	Oscillator Transconductance		5			μ <b>A</b> /V
$t_{\text{SU(LSE)}}^{(4)}$	startup time V <sub>DD</sub> is stabilized			3		s

- 1. Based on characterization, not tested in production.
- 2. Refer to the note and caution paragraphs above the table.
- The oscillator selection can be optimized in terms of supply current using an high quality resonator with small R<sub>S</sub> value for example MSIV-TIN32.768kHz. Refer to crystal manufacturer for more details
- t<sub>SU(LSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

Figure 22. Typical application with a 32.768 kHz crystal



#### 5.3.7 Internal clock source characteristics

The parameters given in *Table 24* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 9*.




Figure 23. I/O AC characteristics definition

#### 5.3.13 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor,  $R_{PU}$  (see *Table 34*).

Unless otherwise specified, the parameters given in *Table 37* are derived from tests performed under the ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 9*.

Table 37. NRST pin characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IL(NRST)</sub> <sup>(1)</sup>	NRST Input low level voltage		-0.5		0.8	V
V <sub>IH(NRST)</sub> <sup>(1)</sup>	NRST Input high level voltage		2		V <sub>DD</sub> +0.5	v
V <sub>hys(NRST)</sub>	NRST Schmitt trigger voltage hysteresis			200		mV
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(2)</sup>	$V_{IN} = V_{SS}$	30	40	50	kΩ
V <sub>F(NRST)</sub> <sup>(1)</sup>	NRST Input filtered pulse				100	ns
V <sub>NF(NRST)</sub> <sup>(1)</sup>	NRST Input not filtered pulse		300			ns

<sup>1.</sup> Guaranteed by design, not tested in production.

<sup>2.</sup> The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance must be minimum ( $\sim$ 10% order).




Figure 25. I<sup>2</sup>C bus AC waveforms and measurement circuit

1. Measurement points are done at CMOS levels:  $0.3V_{DD}$  and  $0.7V_{DD}$ .

Table 40. SCL frequency  $(f_{PCLK1} = 36 \text{ MHz.}, V_{DD} = 3.3 \text{ V})^{(1)(2)}$ 

£ ((±1,=)	I2C_CCR value
f <sub>SCL</sub> (kHz)	$R_P = 4.7 \text{ k}\Omega$
400	0x801E
300	0x8028
200	0x803C
100	0x00B4
50	0x0168
20	0x0384

<sup>1.</sup>  $R_P$  = External pull-up resistance,  $f_{SCL} = I^2C$  speed,

For speeds around 200 kHz, the tolerance on the achieved speed is of ±5%. For other speed ranges, the
tolerance on the achieved speed ±2%. These variations depend on the accuracy of the external
components used to design the application.

#### SPI interface characteristics

Unless otherwise specified, the parameters given in *Table 41* are derived from tests performed under the ambient temperature,  $f_{PCLKx}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Table 9*.

Refer to *Section 5.3.12: I/O port characteristics* for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Table 41. SPI characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>SCK</sub>	SPI clock frequency	Master mode	0	18	MHz
$1/t_{c(SCK)}$	SFI Clock frequency	Slave mode	0	18	IVIIIZ
t <sub>r(SCK)</sub> t <sub>f(SCK)</sub>	SPI clock rise and fall time	Capacitive load: C = 30 pF		8	
t <sub>su(NSS)</sub> <sup>(2)</sup>	NSS setup time	Slave mode	4 t <sub>PCLK</sub>		
t <sub>h(NSS)</sub> <sup>(2)</sup>	NSS hold time	Slave mode	73		
t <sub>w(SCKH)</sub> (2) t <sub>w(SCKL)</sub> (2)	SCK high and low time	Master mode, f <sub>PCLK</sub> = 36 MHz, presc = 4	50	60	
	Data input setup time	SPI1	1		
t <sub>su(MI)</sub> (2)	Master mode	SPI2	5		
t <sub>su(SI)</sub> <sup>(2)</sup>	Data input setup time Slave mode		1		
+ (2)	Data input hold time	SPI1	1		
t <sub>h(MI)</sub> (2) Data input hold time Master mode		SPI2	5		ns
t <sub>h(SI)</sub> <sup>(2)</sup>	Data input hold time Slave mode		3		
t <sub>a(SO)</sub> <sup>(2)(3)</sup>	Data output access	Slave mode, f <sub>PCLK</sub> = 36 MHz, presc = 4	0	55	
()	time	Slave mode, f <sub>PCLK</sub> = 24 MHz	0	4 t <sub>PCLK</sub>	
t <sub>dis(SO)</sub> (2)(4)	Data output disable time	Slave mode	10		
t <sub>v(SO)</sub> (2)(1)	Data output valid time	Slave mode (after enable edge)		25	
t <sub>v(MO)</sub> <sup>(2)(1)</sup>	Data output valid time	Master mode (after enable edge)		3	
t <sub>h(SO)</sub> <sup>(2)</sup>	Data output hold time	Slave mode (after enable edge)	25		
t <sub>h(MO)</sub> <sup>(2)</sup>	Data output hold time	Master mode (after enable edge)	4		

<sup>1.</sup> Remapped SPI1 characteristics to be determined.

<sup>2.</sup> Based on characterization, not tested in production.

<sup>3.</sup> Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.

<sup>4.</sup> Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z

#### 5.3.17 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 45* are derived from tests performed under the ambient temperature,  $f_{PCLK2}$  frequency and  $V_{DDA}$  supply voltage conditions summarized in *Table 9*.

Note: It is recommended to perform a calibration after each power-up.

Table 45. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{DDA}$	Power supply		2.4		3.6	V
V <sub>REF+</sub>	Positive reference voltage		2.4		$V_{DDA}$	V
I <sub>VREF</sub>	Current on the V <sub>REF</sub> input pin			160 <sup>(1)</sup>	220 <sup>(1)</sup>	μΑ
f <sub>ADC</sub>	ADC clock frequency		0.6		14	MHz
f <sub>S</sub> <sup>(2)</sup>	Sampling rate		0.05		1	MHz
£ (2)	External trigger frequency	f <sub>ADC</sub> = 14 MHz			823	kHz
f <sub>TRIG</sub> <sup>(2)</sup>	External trigger frequency				17	1/f <sub>ADC</sub>
V <sub>AIN</sub> <sup>(3)</sup>	Conversion voltage range		0 (V <sub>SSA</sub> or V <sub>REF</sub> - tied to ground)		V <sub>REF+</sub>	٧
R <sub>AIN</sub> <sup>(2)</sup>	External input impedance		See Equation 1 and Table 46		ble 46	kΩ
R <sub>ADC</sub> <sup>(2)</sup>	Sampling switch resistance				1	kΩ
C <sub>ADC</sub> <sup>(2)</sup>	Internal sample and hold capacitor				12	pF
. (2)	Calibration time	f <sub>ADC</sub> = 14 MHz	5.9			μs
t <sub>CAL</sub> <sup>(2)</sup>	Calibration time		83			1/f <sub>ADC</sub>
t <sub>lat</sub> (2)	Injection trigger conversion	$f_{ADC} = 14 \text{ MHz}$			0.214	μs
lat	latency				3 <sup>(4)</sup>	1/f <sub>ADC</sub>
t <sub>latr</sub> (2)	Regular trigger conversion	$f_{ADC} = 14 \text{ MHz}$			0.143	μs
'latr` ´	latency				2 <sup>(4)</sup>	1/f <sub>ADC</sub>
t <sub>S</sub> (2)	Sampling time	$f_{ADC} = 14 \text{ MHz}$	0.107		17.1	μs
ıs` ′	Campling time		1.5		239.5	1/f <sub>ADC</sub>
t <sub>STAB</sub> <sup>(2)</sup>	Power-up time		0	0	1	μs
(2)	Total conversion time	$f_{ADC} = 14 \text{ MHz}$	1		18	μs
t <sub>CONV</sub> <sup>(2)</sup>	(including sampling time)		14 to 252 (t <sub>S</sub> for sampling +12.5 for successive approximation)		1/f <sub>ADC</sub>	

<sup>1.</sup> Based on characterization, not tested in production.

<sup>2.</sup> Guaranteed by design, not tested in production.

In devices delivered in VFQFPN and LQFP packages, V<sub>REF+</sub> is internally connected to V<sub>DDA</sub> and V<sub>REF-</sub> is internally connected to V<sub>SSA</sub>. Devices that come in the TFBGA64 package have a V<sub>REF+</sub> pin but no V<sub>REF-</sub> pin (V<sub>REF-</sub> is internally connected to V<sub>SSA</sub>), see *Table 5* and *Figure 6*.

<sup>4.</sup> For external triggers, a delay of  $1/f_{PCLK2}$  must be added to the latency specified in *Table 45*.

±3

±1.5


1420 101 1120 400 4140 j						
Symbol	Parameter	Test conditions	Тур	Max <sup>(4)</sup>	Unit	
ET	Total unadjusted error	f COMUL-	±2	±5		
EO	Offset error	$f_{PCLK2}$ = 56 MHz, $f_{ADC}$ = 14 MHz, $R_{AIN}$ < 10 kΩ,	±1.5	±2.5		
EG	Gain error	$V_{DDA} = 2.4 \text{ V to } 3.6 \text{ V}$	±1.5	±3	LSB	
ED	Differential linearity error	Measurements made after ADC calibration	±1	±2		
		712 0 Gailbration		ſ		

Table 48. ADC accuracy<sup>(1) (2) (3)</sup>

- 1. ADC DC accuracy values are measured after internal calibration.
- 2. Better performance could be achieved in restricted  $V_{DD}$ , frequency and temperature ranges.
- 3. ADC Accuracy vs. Negative Injection Current: Injecting negative current on any of the standard (non-robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current. Any positive injection current within the limits specified for I<sub>INJ(PIN)</sub> and ΣI<sub>INJ(PIN)</sub> in Section 5.3.12 does not affect the ADC accuracy.
- 4. Based on characterization, not tested in production.

Integral linearity error

Figure 30. ADC accuracy characteristics






Figure 33. Power supply and reference decoupling ( $V_{REF+}$  connected to  $V_{DDA}$ )

1.  $V_{REF+}$  and  $V_{REF-}$  inputs are available only on 100-pin packages.

## 5.3.18 Temperature sensor characteristics

Table 49. TS characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T <sub>L</sub> <sup>(1)</sup>	V <sub>SENSE</sub> linearity with temperature		±1	±2	°C
Avg_Slope <sup>(1)</sup>	Average slope	4.0	4.3	4.6	mV/°C
V <sub>25</sub> <sup>(1)</sup>	Voltage at 25 °C	1.34	1.43	1.52	V
t <sub>START</sub> <sup>(2)</sup>	Startup time	4		10	μs
T <sub>S_temp</sub> <sup>(3)(2)</sup>	ADC sampling time when reading the temperature			17.1	μs

- 1. Based on characterization, not tested in production.
- 2. Guaranteed by design, not tested in production.
- 3. Shortest sampling time can be determined in the application by multiple iterations.

# 6 Package characteristics

# 6.1 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: <a href="https://www.st.com">www.st.com</a>. ECOPACK® is an ST trademark.

Using the values obtained in  $Table 56 T_{Jmax}$  is calculated as follows:


For LQFP100, 46 °C/W

$$T_{Jmax} = 115 \, ^{\circ}C + (46 \, ^{\circ}C/W \times 134 \, mW) = 115 \, ^{\circ}C + 6.2 \, ^{\circ}C = 121.2 \, ^{\circ}C$$

This is within the range of the suffix 7 version parts ( $-40 < T_J < 125$  °C).


In this case, parts must be ordered at least with the temperature range suffix 7 (see *Table 57: Ordering information scheme*).





# 7 Ordering information scheme

Table 57. Ordering information scheme



xxx = programmed parts

TR = tape and real

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.

**577** 

Although STM32F103x6 devices are not described in this datasheet, orderable part numbers that do not show the A internal code after temperature range code 6 or 7 should be referred to this datasheet for the electrical characteristics. The low-density datasheet only covers STM32F103x6 devices that feature the A code.

Table 58. Document revision history (continued)

Date	Revision	Changes
14-Mar-2008	5	Figure 2: Clock tree on page 20 added.  Maximum T <sub>J</sub> value given in Table 8: Thermal characteristics on page 35.  CRC feature added (see CRC (cyclic redundancy check) calculation unit on page 9 and Figure 9: Memory map on page 31 for address).  I <sub>DD</sub> modified in Table 16: Typical and maximum current consumptions in Stop and Standby modes.  ACC <sub>HSI</sub> modified in Table 24: HSI oscillator characteristics on page 51, note 2 removed.  P <sub>D</sub> , T <sub>A</sub> and T <sub>J</sub> added, t <sub>prog</sub> values modified and t <sub>prog</sub> description clarified in Table 28: Flash memory characteristics on page 52.  t <sub>RET</sub> modified in Table 29: Flash memory endurance and data retention.  V <sub>NF(NRST)</sub> unit corrected in Table 37: NRST pin characteristics on page 59.  Table 41: SPI characteristics on page 63 modified.  I <sub>VREF</sub> added to Table 45: ADC characteristics on page 67.  Table 47: ADC accuracy - limited test conditions added. Table 48: ADC accuracy modified.  LQFP100 package specifications updated (see Section 6: Package characteristics on page 72).  Recommended LQFP100, LQFP 64, LQFP48 and VFQFPN36 footprints added (see Figure 39, Figure 41, Figure 45 and Figure 35).  Section 6.2: Thermal characteristics on page 81 modified, Section 6.2.1 and Section 6.2.2 added.  Appendix A: Important notes on page 81 removed.
21-Mar-2008	6	Small text changes. Figure 9: Memory map clarified.  In Table 29: Flash memory endurance and data retention:  - N <sub>END</sub> tested over the whole temperature range  - cycling conditions specified for t <sub>RET</sub> - t <sub>RET</sub> min modified at T <sub>A</sub> = 55 °C  V <sub>25</sub> , Avg_Slope and T <sub>L</sub> modified in Table 49: TS characteristics.  CRC feature removed.
22-May-2008	7	CRC feature added back. Small text changes. Section 1: Introduction modified. Section 2.2: Full compatibility throughout the family added. $I_{DD}$ at $T_{A}$ max = 105 °C added to Table 16: Typical and maximum current consumptions in Stop and Standby modes on page 42. $I_{DD\_VBAT}$ removed from Table 21: Typical current consumption in Standby mode on page 47. Values added to Table 40: SCL frequency ( $f_{PCLK1}$ = 36 MHz., $V_{DD}$ = 3.3 $V$ ) on page 62. Figure 26: SPI timing diagram - slave mode and CPHA = 0 on page 64 modified. Equation 1 corrected. $t_{RET}$ at $T_{A}$ = 105 °C modified in Table 29: Flash memory endurance and data retention on page 53. $V_{USB}$ added to Table 43: USB DC electrical characteristics on page 66. Figure 46: LQFP100 $P_{D}$ max vs. $T_{A}$ on page 83 modified. Axx option added to Table 57: Ordering information scheme on page 84.

Table 58. Document revision history (continued)

Date	Revision	Changes
23-Apr-2009	10	I/O information clarified <i>on page 1</i> .  Figure 3: STM32F103xx performance line LFBGA100 ballout modified.  Figure 9: Memory map modified. Table 4: Timer feature comparison added.  PB4, PB13, PB14, PB15, PB3/TRACESWO moved from Default column to Remap column in Table 5: Medium-density STM32F103xx pin definitions.  PD for LFBGA100 corrected in Table 9: General operating conditions.  Note modified in Table 13: Maximum current consumption in Run mode, code with data processing running from Flash and Table 15: Maximum current consumption in Sleep mode, code running from Flash or RAM.  Table 20: High-speed external user clock characteristics and Table 21: Low-speed external user clock characteristics modified.  Figure 17 shows a typical curve (title modified). ACCHSI max values modified in Table 24: HSI oscillator characteristics.  TFBGA64 package added (see Table 54 and Table 42). Small text changes.