



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART, USB
Peripherals	DMA, Motor Control PWM, PDR, POR, PVD, PWM, Temp Sensor, WDT
Number of I/O	26
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	20K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 10x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	36-VFQFN Exposed Pad
Supplier Device Package	36-VFQFPN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f103t8u6tr

Contents

1	Intro	duction		9
2	Desc	cription		9
	2.1	Device	overview	. 10
	2.2	Full co	mpatibility throughout the family	. 11
	2.3	Overvi	ew	. 12
		2.3.1	ARM® CortexTM-M3 core with embedded Flash and SRAM	12
		2.3.2	Embedded Flash memory	12
		2.3.3	CRC (cyclic redundancy check) calculation unit	12
		2.3.4	Embedded SRAM	
		2.3.5	Nested vectored interrupt controller (NVIC)	12
		2.3.6	External interrupt/event controller (EXTI)	13
		2.3.7	Clocks and startup	13
		2.3.8	Boot modes	13
		2.3.9	Power supply schemes	13
		2.3.10	Power supply supervisor	13
		2.3.11	Voltage regulator	14
		2.3.12	Low-power modes	14
		2.3.13	DMA	15
		2.3.14	RTC (real-time clock) and backup registers	15
		2.3.15	Timers and watchdogs	15
		2.3.16	I ² C bus	17
		2.3.17	Universal synchronous/asynchronous receiver transmitter (USART)	17
		2.3.18	Serial peripheral interface (SPI)	17
		2.3.19	Controller area network (CAN)	17
		2.3.20	Universal serial bus (USB)	17
		2.3.21	GPIOs (general-purpose inputs/outputs)	18
		2.3.22	ADC (analog-to-digital converter)	18
		2.3.23	Temperature sensor	18
		2.3.24	Serial wire JTAG debug port (SWJ-DP)	18
3	Pino	uts and	pin description	. 21
4	Mem	nory ma	oping	. 31

5	Electr	ical cha	aracteristics	. 32
	5.1	Parame	ter conditions	. 32
		5.1.1	Minimum and maximum values	32
		5.1.2	Typical values	. 32
		5.1.3	Typical curves	32
		5.1.4	Loading capacitor	. 32
		5.1.5	Pin input voltage	. 32
		5.1.6	Power supply scheme	33
		5.1.7	Current consumption measurement	34
	5.2	Absolute	e maximum ratings	. 34
	5.3	Operatir	ng conditions	. 35
		5.3.1	General operating conditions	35
		5.3.2	Operating conditions at power-up / power-down	. 36
		5.3.3	Embedded reset and power control block characteristics	
		5.3.4	Embedded reference voltage	. 38
		5.3.5	Supply current characteristics	38
		5.3.6	External clock source characteristics	. 47
		5.3.7	Internal clock source characteristics	. 50
		5.3.8	PLL characteristics	52
		5.3.9	Memory characteristics	52
		5.3.10	EMC characteristics	. 53
		5.3.11	Absolute maximum ratings (electrical sensitivity)	. 55
		5.3.12	I/O port characteristics	. 56
		5.3.13	NRST pin characteristics	. 59
		5.3.14	TIM timer characteristics	. 60
		5.3.15	Communications interfaces	61
		5.3.16	CAN (controller area network) interface	. 66
		5.3.17	12-bit ADC characteristics	. 67
		5.3.18	Temperature sensor characteristics	. 71
6	Packa	ige chai	acteristics	. 72
	6.1	Package	e mechanical data	. 72
	6.2	Therma	characteristics	. 81
		6.2.1	Reference document	81
		6.2.2	Selecting the product temperature range	
7	Order	ing info	rmation scheme	. 84
577			Doc ID 13587 Rev 10	3/91

STM32F103x8, STM32F103xB

List of tables

Table 45.	ADC characteristics	. 67
Table 46.	R_{AIN} max for $f_{ADC} = 14$ MHz	. 68
Table 47.	ADC accuracy - limited test conditions	
Table 48.	ADC accuracy	. 69
Table 49.	TS characteristics	. 71
Table 50.	VFQFPN36 6 x 6 mm, 0.5 mm pitch, package mechanical data	. 73
Table 51.	LFBGA100 - low profile fine pitch ball grid array package mechanical data	. 74
Table 52.	LQPF100, 100-pin low-profile quad flat package mechanical data	. 76
Table 53.	LQFP64, 64-pin low-profile quad flat package mechanical data	. 77
Table 54.	TFBGA64 - 8 x 8 active ball array, 5 x 5 mm, 0.5 mm pitch, package mechanical data	. 78
Table 55.	LQFP48, 48-pin low-profile quad flat package mechanical data	. 80
Table 56.	Package thermal characteristics	. 81
Table 57	Ordering information scheme	84



2.2 Full compatibility throughout the family

The STM32F103xx is a complete family whose members are fully pin-to-pin, software and feature compatible. In the reference manual, the STM32F103x4 and STM32F103x6 are identified as low-density devices, the STM32F103x8 and STM32F103xB are referred to as medium-density devices, and the STM32F103xC, STM32F103xD and STM32F103xE are referred to as high-density devices.

Low- and high-density devices are an extension of the STM32F103x8/B devices, they are specified in the STM32F103x4/6 and STM32F103xC/D/E datasheets, respectively. Low-density devices feature lower Flash memory and RAM capacities, less timers and peripherals. High-density devices have higher Flash memory and RAM capacities, and additional peripherals like SDIO, FSMC, I²S and DAC, while remaining fully compatible with the other members of the STM32F103xx family.

The STM32F103x4, STM32F103x6, STM32F103xC, STM32F103xD and STM32F103xE are a drop-in replacement for STM32F103x8/B medium-density devices, allowing the user to try different memory densities and providing a greater degree of freedom during the development cycle.

Moreover, the STM32F103xx performance line family is fully compatible with all existing STM32F101xx access line and STM32F102xx USB access line devices.

Table 3.	STM32F103xx	family
----------	-------------	--------

	Low-dens	ity devices	Medium-den	sity devices	High-density devices			
Pinout	16 KB 32 KB Flash Flash ⁽¹⁾		64 KB 128 KB Flash Flash		256 KB Flash	384 KB Flash	512 KB Flash	
	6 KB RAM	10 KB RAM	20 KB RAM	20 KB RAM	48 KB RAM	64 KB RAM	64 KB RAM	
144					5 × USARTs			
100			3 × USARTs		$ 4 \times 16$ -bit timers, $2 \times$ basic timers $ 3 \times SPIs$, $2 \times I^2Ss$, $2 \times I2Cs$			
64	2 × USARTs 2 × 16-bit timers 1 × SPI, 1 × I ² C, USB, CAN, 1 × PWM timer		3 × 16-bit tim 2 × SPIs, 2 × CAN, 1 × PW	I ² Cs, USB,	USB, CAN, 2 × PWM timers 3 × ADCs, 1 × DAC, 1 × SDIO FSMC (100 and 144 pins)			
48			2 × ADC					
36	2 × ADCs							

For orderable part numbers that do not show the A internal code after the temperature range code (6 or 7), the reference datasheet for electrical characteristics is that of the STM32F103x8/B medium-density devices.

2.3 Overview

2.3.1 ARM® CortexTM-M3 core with embedded Flash and SRAM

The ARM CortexTM-M3 processor is the latest generation of ARM processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The ARM Cortex[™]-M3 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The STM32F103xx performance line family having an embedded ARM core, is therefore compatible with all ARM tools and software.

Figure 1 shows the general block diagram of the device family.

2.3.2 Embedded Flash memory

64 or 128 Kbytes of embedded Flash is available for storing programs and data.

2.3.3 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

2.3.4 Embedded SRAM

Twenty Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states.

2.3.5 Nested vectored interrupt controller (NVIC)

The STM32F103xx performance line embeds a nested vectored interrupt controller able to handle up to 43 maskable interrupt channels (not including the 16 interrupt lines of Cortex™-M3) and 16 priority levels.

- Closely coupled NVIC gives low-latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail-chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt latency.

2.3.6 External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 19 edge detector lines used to generate interrupt/event requests. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 80 GPIOs can be connected to the 16 external interrupt lines.

2.3.7 Clocks and startup

System clock selection is performed on startup, however the internal RC 8 MHz oscillator is selected as default CPU clock on reset. An external 4-16 MHz clock can be selected, in which case it is monitored for failure. If failure is detected, the system automatically switches back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example on failure of an indirectly used external crystal, resonator or oscillator).

Several prescalers allow the configuration of the AHB frequency, the high-speed APB (APB2) and the low-speed APB (APB1) domains. The maximum frequency of the AHB and the high-speed APB domains is 72 MHz. The maximum allowed frequency of the low-speed APB domain is 36 MHz. See *Figure 2* for details on the clock tree.

2.3.8 Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from User Flash
- Boot from System Memory
- Boot from embedded SRAM

The boot loader is located in System Memory. It is used to reprogram the Flash memory by using USART1. For further details please refer to AN2606.

2.3.9 Power supply schemes

- $V_{DD} = 2.0$ to 3.6 V: external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA}, V_{DDA} = 2.0 to 3.6 V: external analog power supplies for ADC, reset blocks, RCs and PLL (minimum voltage to be applied to V_{DDA} is 2.4 V when the ADC is used).
 V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS}, respectively.
- V_{BAT} = 1.8 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V_{DD} is not present.

For more details on how to connect power pins, refer to Figure 12: Power supply scheme.

2.3.10 Power supply supervisor

The device has an integrated power-on reset (POR)/power-down reset (PDR) circuitry. It is always active, and ensures proper operation starting from/down to 2 V. The device remains

Table 5. Medium-density STM32F103xx pin definitions (continued)

		Pin	ıs					(2)	•	Alternate functions		
LFBGA100	LQFP48	TFBGA64	LQFP64	LQFP100	VFQFPN36	Pin name	Type ⁽¹⁾	I / O Level ⁽²⁾	Main function ⁽³⁾ (after reset)	Default	Remap	
F7	24	E6	32	50	19	$V_{DD_{-1}}$	S		$V_{DD_{-1}}$			
K8	25	Н8	33	51	ı	PB12	I/O	FT	PB12	SPI2_NSS/ I2C2_SMBAI/ USART3_CK ⁽⁷⁾ / TIM1_BKIN ⁽⁷⁾		
J8	26	G8	34	52	1	PB13	I/O	FT	PB13	SPI2_SCK/ USART3_CTS ⁽⁷⁾ / TIM1_CH1N ⁽⁷⁾		
Н8	27	F8	35	53	-	PB14	I/O	FT	PB14	SPI2_MISO/ USART3_RTS ⁽⁷⁾ TIM1_CH2N ⁽⁷⁾		
G8	28	F7	36	54	-	PB15	I/O	FT	PB15	SPI2_MOSI/ TIM1_CH3N ⁽⁷⁾		
K9	-	-	-	55	-	PD8	I/O	FT	PD8		USART3_TX	
J9	-	-	-	56	-	PD9	I/O	FT	PD9		USART3_RX	
Н9	-	-	-	57	-	PD10	I/O	FT	PD10		USART3_CK	
G9	-	-	-	58	-	PD11	I/O	FT	PD11		USART3_CTS	
K10	-	-	-	59	-	PD12	I/O	FT	PD12		TIM4_CH1 / USART3_RTS	
J10	-	-	-	60	-	PD13	I/O	FT	PD13		TIM4_CH2	
H10	-	-	-	61	-	PD14	I/O	FT	PD14		TIM4_CH3	
G10	•	-	-	62	-	PD15	I/O	FT	PD15		TIM4_CH4	
F10	-	F6	37	63	-	PC6	I/O	FT	PC6		TIM3_CH1	
E10		E7	38	64	-	PC7	I/O	FT	PC7		TIM3_CH2	
F9		E8	39	65	-	PC8	I/O	FT	PC8		TIM3_CH3	
E9	ı	D8	40	66	-	PC9	I/O	FT	PC9		TIM3_CH4	
D9	29	D7	41	67	20	PA8	I/O	FT	PA8	USART1_CK/ TIM1_CH1 ⁽⁷⁾ /MCO		
С9	30	C7	42	68	21	PA9	I/O	FT	PA9	USART1_TX ⁽⁷⁾ / TIM1_CH2 ⁽⁷⁾		
D10	31	C6	43	69	22	PA10	I/O	FT	PA10	USART1_RX ⁽⁷⁾ / TIM1_CH3 ⁽⁷⁾		
C10	32	C8	44	70	23	PA11	I/O	FT	PA11	USART1_CTS/ CANRX ⁽⁷⁾ / USBDM TIM1_CH4 ⁽⁷⁾		
B10	33	В8	45	71	24	PA12	I/O	FT	PA12	USART1_RTS/ CANTX ⁽⁷⁾ //USBDP TIM1_ETR ⁽⁷⁾		

4 Memory mapping

The memory map is shown in Figure 9.

Figure 9. Memory map




Figure 10. Pin loading conditions

Figure 11. Pin input voltage


STM32F103xx pin

C = 50 pF

ai14141

5.1.6 Power supply scheme


Figure 12. Power supply scheme



Caution: In Figure 12, the 4.7 μ F capacitor must be connected to V_{DD3} .

5.1.7 Current consumption measurement

Figure 13. Current consumption measurement scheme



5.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 6: Voltage characteristics*, *Table 7: Current characteristics*, and *Table 8: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 6. Voltage characteristics

Symbol	Ratings	Min	Max	Unit
V _{DD} -V _{SS}	External main supply voltage (including V_{DDA} and V_{DD}) ⁽¹⁾	-0.3	4.0	
V_{IN}	Input voltage on five volt tolerant pin ⁽²⁾	V _{SS} - 0.3	+5.5	V
	put voltage on any other pin ⁽²⁾ V _{SS} -		V _{DD} +0.3	
l∆V _{DDx} l	Variations between different V _{DD} power pins		50	mV
IV _{SSX} - V _{SS} I	Variations between all the different ground pins		50	IIIV
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	see Section 5 Absolute max (electrical ser	imum ratings	

All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

34/91 Doc ID 13587 Rev 10

I_{INJ(PIN)} must never be exceeded (see *Table 7: Current characteristics*). This is implicitly insured if V_{IN} maximum is respected. If V_{IN} maximum cannot be respected, the injection current must be limited externally to the I_{INJ(PIN)} value. A positive injection is induced by V_{IN} > V_{IN}max while a negative injection is induced by V_{IN} < V_{SS}.

-40

125

Symbol	Parameter	Conditions	Min	Max	Unit		
		LFBGA100		454			
		LQFP100		434			
В	Power dissipation at T _A = 85 °C	TFBGA64		308	m\\\		
P_{D}	for suffix 6 or $T_A = 105$ °C for suffix $7^{(3)}$	LQFP64		444	mW		
		LQFP48		363			
		VFQFPN36		1110			
	Ambient temperature for 6 suffix version	Maximum power dissipation	-40	85	°C		
TA		Low power dissipation ⁽⁴⁾	-40	105			
IA	Ambient temperature for 7	Maximum power dissipation	-40	105	°C		
	suffix version	Low power dissipation ⁽⁴⁾	-40	125	-0		
TJ	lunation tomporature range	6 suffix version	-40	105	°C		
IJ	Junction temperature range	7 ouffix version	40	105	C		

Table 9. General operating conditions (continued)

7 suffix version

5.3.2 Operating conditions at power-up / power-down

Subject to general operating conditions for T_A.

Table 10. Operating conditions at power-up / power-down

Symbol	Parameter	Conditions	Min	Max	Unit
+	V _{DD} rise time rate		0	∞	µs/V
τ _{VDD}	V _{DD} fall time rate		20	8	μ5/ ν

5.3.3 Embedded reset and power control block characteristics

The parameters given in *Table 11* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 9*.

36/91 Doc ID 13587 Rev 10

^{1.} When the ADC is used, refer to Table 45: ADC characteristics.

^{2.} It is recommended to power V_{DD} and V_{DDA} from the same source. A maximum difference of 300 mV between V_{DD} and V_{DDA} can be tolerated during power-up and operation.

^{3.} If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_Jmax (see *Table 6.2: Thermal characteristics on page 81*).

In low power dissipation state, T_A can be extended to this range as long as T_J does not exceed T_Jmax (see Table 6.2: Thermal characteristics on page 81).

Table 11. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		PLS[2:0]=000 (rising edge)	2.1	2.18	2.26	V
		PLS[2:0]=000 (falling edge)	2	2.08	2.16	V
		PLS[2:0]=001 (rising edge)	2.19	2.28	2.37	V
		PLS[2:0]=001 (falling edge)	2.09	2.18	2.27	V
		PLS[2:0]=010 (rising edge)	2.28	2.38	2.48	V
		PLS[2:0]=010 (falling edge)	2.18	2.28	2.38	V
		PLS[2:0]=011 (rising edge)	2.38	2.48	2.58	٧
l v	Programmable voltage detector level selection	PLS[2:0]=011 (falling edge)	2.28	2.38	2.48	٧
V _{PVD}		PLS[2:0]=100 (rising edge)	2.47	2.58	2.69	٧
		PLS[2:0]=100 (falling edge)	2.37	2.48	2.59	٧
		PLS[2:0]=101 (rising edge)	2.57	2.68	2.79	V
		PLS[2:0]=101 (falling edge)	2.47	2.58	2.69	٧
		PLS[2:0]=110 (rising edge)	2.66	2.78	2.9	V
		PLS[2:0]=110 (falling edge)	2.56	2.68	2.8	V
		PLS[2:0]=111 (rising edge)	2.76	2.88	3	V
		PLS[2:0]=111 (falling edge)	2.66	2.78	2.9	V
V _{PVDhyst} ⁽²⁾	PVD hysteresis			100		mV
V	Power on/power down	Falling edge	1.8 ⁽¹⁾	1.88	1.96	V
V _{POR/PDR}	reset threshold	Rising edge	1.84	1.92	2.0	V
V _{PDRhyst} ⁽²⁾	PDR hysteresis			40		mV
T _{RSTTEMPO} ⁽²⁾	Reset temporization		1	2.5	4.5	ms

^{1.} The product behavior is guaranteed by design down to the minimum $\rm V_{POR/PDR}$ value.

^{2.} Guaranteed by design, not tested in production.

5.3.6 External clock source characteristics

High-speed external user clock generated from an external source

The characteristics given in *Table 20* result from tests performed using an high-speed external clock source, and under ambient temperature and supply voltage conditions summarized in *Table 9*.

Table 20. High-speed external user clock characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSE_ext}	User external clock source frequency ⁽¹⁾		0	8	25	MHz
V _{HSEH}	OSC_IN input pin high level voltage		0.7V _{DD}		V_{DD}	V
V _{HSEL}	OSC_IN input pin low level voltage		V_{SS}		0.3V _{DD}	V
$\begin{array}{c} t_{w(\text{HSE})} \\ t_{w(\text{HSE})} \end{array}$	OSC_IN high or low time ⁽¹⁾		16			ns
t _{r(HSE)}	OSC_IN rise or fall time ⁽¹⁾				20	113
C _{in(HSE)}	OSC_IN input capacitance ⁽¹⁾			5		pF
DuCy _(HSE)	Duty cycle		45	·	55	%
IL	OSC_IN Input leakage current	$V_{SS} \leq V_{IN} \leq V_{D}$			±1	μΑ

^{1.} Guaranteed by design, not tested in production.

Low-speed external user clock generated from an external source

The characteristics given in *Table 21* result from tests performed using an low-speed external clock source, and under ambient temperature and supply voltage conditions summarized in *Table 9*.

Table 21. Low-speed external user clock characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LSE_ext}	User External clock source frequency ⁽¹⁾			32.768	1000	kHz
V _{LSEH}	OSC32_IN input pin high level voltage		0.7V _{DD}		V_{DD}	V
V _{LSEL}	OSC32_IN input pin low level voltage		V _{SS}		0.3V _{DD}	V
$\begin{array}{c} t_{\text{W(LSE)}} \\ t_{\text{W(LSE)}} \end{array}$	OSC32_IN high or low time ⁽¹⁾		450			ns
$\begin{array}{c} t_{r(\text{LSE})} \\ t_{f(\text{LSE})} \end{array}$	OSC32_IN rise or fall time ⁽¹⁾				50	10
C _{in(LSE)}	OSC32_IN input capacitance ⁽¹⁾			5		pF
DuCy _(LSE)	Duty cycle		30		70	%
IL	OSC32_IN Input leakage current	$V_{SS} \leq V_{IN} \leq V_{D}$			±1	μΑ

Table 30. EMS characteristics

Symbol	Parameter	Conditions	Level/ Class
V _{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	V_{DD} = 3.3 V, T_A = +25 °C, f_{HCLK} = 72 MHz conforms to IEC 1000-4-2	2B
V _{EFTB}	Fast transient voltage burst limits to be applied through 100 pF on V _{DD} and V _{SS} pins to induce a functional disturbance	V_{DD} = 3.3 V, T_A = +25 °C, f_{HCLK} = 72 MHz conforms to IEC 1000-4-4	4A

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with SAE J 1752/3 standard which specifies the test board and the pin loading.

Table 31. EMI characteristics

Symbol	Parameter	Conditions	Monitored Max vs. [f _{HSE} /f _{HCLK}]			Unit
	raiailletei	Conditions	12 12 15 16 17 17 18 18 18 18 18 18	O.III		
S _{EMI} Peak le		V 00VT 05°C	0.1 to 30 MHz	12	12	dΒμV
	Dook lovel	V _{DD} = 3.3 V, T _A = 25 °C, LQFP100 package	30 to 130 MHz 22 19	22	19	
	Peak level	compliant with SAE J 1752/3		29	1	
		1702/0	SAE EMI Level	4	4	-

54/91 Doc ID 13587 Rev 10

±3

±1.5

100 101 1120 00001100							
Symbol	Parameter	Test conditions	Тур	Max ⁽⁴⁾	Unit		
ET	Total unadjusted error	f COMUL-	±2	±5			
EO	Offset error	f_{PCLK2} = 56 MHz, f_{ADC} = 14 MHz, R_{AIN} < 10 kΩ,	±1.5	±2.5			
EG	Gain error	$V_{DDA} = 2.4 \text{ V to } 3.6 \text{ V}$	±1.5	±3	LSB		
ED	Differential linearity error	Measurements made after ADC calibration	±1	±2			
		712 0 Gailbration		ſ			

Table 48. ADC accuracy^{(1) (2) (3)}

- 1. ADC DC accuracy values are measured after internal calibration.
- 2. Better performance could be achieved in restricted V_{DD} , frequency and temperature ranges.
- 3. ADC Accuracy vs. Negative Injection Current: Injecting negative current on any of the standard (non-robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current. Any positive injection current within the limits specified for I_{INJ(PIN)} and ΣI_{INJ(PIN)} in Section 5.3.12 does not affect the ADC accuracy.
- 4. Based on characterization, not tested in production.

Integral linearity error

Figure 30. ADC accuracy characteristics





Figure 34. VFQFPN36 6 x 6 mm, 0.5 mm pitch, package outline⁽¹⁾

Figure 35. Recommended footprint (dimensions in mm)⁽¹⁾⁽²⁾⁽³⁾



- 1. Drawing is not to scale.
- 2. The back-side pad is not internally connected to the $\rm V_{SS}$ or $\rm V_{DD}$ power pads.
- 3. There is an exposed die pad on the underside of the VFQFPN package. It should be soldered to the PCB. All leads should also be soldered to the PCB.


Table 50. VFQFPN36 6 x 6 mm, 0.5 mm pitch, package mechanical data

Cumbal		millimeters				
Symbol	Min	Тур	Max	Min	Тур	Max
A	0.800	0.900	1.000	0.0315	0.0354	0.0394
A1		0.020	0.050		0.0008	0.0020
A2		0.650	1.000		0.0256	0.0394
A3		0.250			0.0098	
b	0.180	0.230	0.300	0.0071	0.0091	0.0118
D	5.875	6.000	6.125	0.2313	0.2362	0.2411
D2	1.750	3.700	4.250	0.0689	0.1457	0.1673
E	5.875	6.000	6.125	0.2313	0.2362	0.2411
E2	1.750	3.700	4.250	0.0689	0.1457	0.1673
е	0.450	0.500	0.550	0.0177	0.0197	0.0217
L	0.350	0.550	0.750	0.0138	0.0217	0.0295
ddd		0.080			0.0031	1

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 44. LQFP48, 48-pin low-profile quad flat package outline⁽¹⁾

Figure 45. Recommended footprint⁽¹⁾⁽²⁾



- 1. Drawing is not to scale.
- 2. Dimensions are in millimeters.

Table 55. LQFP48, 48-pin low-profile quad flat package mechanical data

Obl		millimeters		inches ⁽¹⁾		
Symbol	Тур	Min	Max	Тур	Min	Max
Α			1.600			0.0630
A1		0.050	0.150		0.0020	0.0059
A2	1.400	1.350	1.450	0.0551	0.0531	0.0571
b	0.220	0.170	0.270	0.0087	0.0067	0.0106
С		0.090	0.200		0.0035	0.0079
D	9.000	8.800	9.200	0.3543	0.3465	0.3622
D1	7.000	6.800	7.200	0.2756	0.2677	0.2835
D3	5.500			0.2165		
E	9.000	8.800	9.200	0.3543	0.3465	0.3622
E1	7.000	6.800	7.200	0.2756	0.2677	0.2835
E3	5.500			0.2165		
е	0.500			0.0197		
L	0.600	0.450	0.750	0.0236	0.0177	0.0295
L1	1.000			0.0394		
k	3.5°	0°	7°	3.5°	0°	7°
CCC		0.080			0.0031	•

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

6.2 Thermal characteristics

The maximum chip junction temperature (T_Jmax) must never exceed the values given in *Table 9: General operating conditions on page 35*.

The maximum chip-junction temperature, T_J max, in degrees Celsius, may be calculated using the following equation:

$$T_J \max = T_A \max + (P_D \max \times \Theta_{JA})$$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W,
- P_D max is the sum of P_{INT} max and $P_{I/O}$ max (P_D max = P_{INT} max + $P_{I/O}$ max),
- P_{INT} max is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.

P_{I/O} max represents the maximum power dissipation on output pins where:

$$P_{I/O} \max = \Sigma (V_{OL} \times I_{OL}) + \Sigma ((V_{DD} - V_{OH}) \times I_{OH}),$$

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

Table 56. Package thermal characteristics


Symbol	Parameter	Value	Unit
	Thermal resistance junction-ambient LFBGA100 - 10 × 10 mm / 0.8 mm pitch	44	
	Thermal resistance junction-ambient LQFP100 - 14 × 14 mm / 0.5 mm pitch	46	
Θ_{JA}	Thermal resistance junction-ambient LQFP64 - 10 × 10 mm / 0.5 mm pitch	45	00044
	Thermal resistance junction-ambient TFBGA64 - 5 × 5 mm / 0.5 mm pitch	65	°C/W
	Thermal resistance junction-ambient LQFP48 - 7 x 7 mm / 0.5 mm pitch	55	
	Thermal resistance junction-ambient VFQFPN 36 - 6 × 6 mm / 0.5 mm pitch	18	

6.2.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.

7 Ordering information scheme

Table 57. Ordering information scheme



xxx = programmed parts

TR = tape and real

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.

577

Although STM32F103x6 devices are not described in this datasheet, orderable part numbers that do not show the A internal code after temperature range code 6 or 7 should be referred to this datasheet for the electrical characteristics. The low-density datasheet only covers STM32F103x6 devices that feature the A code.

Table 58. Document revision history (continued)

Date	Revision	Changes
21-Jul-2008	8	Power supply supervisor updated and V _{DDA} added to Table 9: General operating conditions. Capacitance modified in Figure 12: Power supply scheme on page 33. Table notes revised in Section 5: Electrical characteristics. Table 16: Typical and maximum current consumptions in Stop and Standby modes modified. Data added to Table 16: Typical and maximum current consumptions in Stop and Standby modes and Table 21: Typical current consumption in Standby mode removed. fHSE_ext modified in Table 20: High-speed external user clock characteristics on page 47. fPLL_IN modified in Table 27: PLL characteristics on page 52. Minimum SDA and SCL fall time value for Fast mode removed from Table 39: I ² C characteristics on page 61, note 1 modified. th(NSS) modified in Table 41: SPI characteristics on page 63 and Figure 26: SPI timing diagram - slave mode and CPHA = 0 on page 64. CADC modified in Table 45: ADC characteristics on page 67 and Figure 31: Typical connection diagram using the ADC modified. Typical TS_temp value removed from Table 49: TS characteristics on page 71. LQFP48 package specifications updated (see Table 55 and Table 45), Section 6: Package characteristics revised. Axx option removed from Table 57: Ordering information scheme on page 84. Small text changes.
22-Sep-2008	9	STM32F103x6 part numbers removed (see <i>Table 57: Ordering information scheme</i>). Small text changes. <i>General-purpose timers (TIMx)</i> and <i>Advanced-control timer (TIM1) on page 15</i> updated. Notes updated in <i>Table 5: Medium-density STM32F103xx pin definitions on page 26. Note 2</i> modified below <i>Table 6: Voltage characteristics on page 34</i> , ΔV _{DDx} min and ΔV _{DDx} min removed. Measurement conditions specified in <i>Section 5.3.5: Supply current characteristics on page 38.</i> I _{DD} in standby mode at 85 °C modified in <i>Table 16: Typical and maximum current consumptions in Stop and Standby modes on page 42. General input/output characteristics on page 56</i> modified. f _{HCLK} conditions modified in <i>Table 30: EMS characteristics on page 54.</i> Θ _{JA} and pitch value modified for LFBGA100 package in <i>Table 56: Package thermal characteristics.</i> Small text changes.