

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART, USB
Peripherals	DMA, Motor Control PWM, PDR, POR, PVD, PWM, Temp Sensor, WDT
Number of I/O	80
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	20K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LFBGA
Supplier Device Package	100-LFBGA (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f103vbh7

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

8	Revision history		5
---	-------------------------	--	---



can also be seen as a complete general-purpose timer. The 4 independent channels can be used for

- Input capture
- Output compare
- PWM generation (edge- or center-aligned modes)
- One-pulse mode output

If configured as a general-purpose 16-bit timer, it has the same features as the TIMx timer. If configured as the 16-bit PWM generator, it has full modulation capability (0-100%).

In debug mode, the advanced-control timer counter can be frozen and the PWM outputs disabled to turn off any power switch driven by these outputs.

Many features are shared with those of the general-purpose TIM timers which have the same architecture. The advanced-control timer can therefore work together with the TIM timers via the Timer Link feature for synchronization or event chaining.

General-purpose timers (TIMx)

There are up to three synchronizable general-purpose timers embedded in the STM32F103xx performance line devices. These timers are based on a 16-bit auto-reload up/down counter, a 16-bit prescaler and feature 4 independent channels each for input capture/output compare, PWM or one-pulse mode output. This gives up to 12 input captures/output compares/PWMs on the largest packages.

The general-purpose timers can work together with the advanced-control timer via the Timer Link feature for synchronization or event chaining. Their counter can be frozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs. They all have independent DMA request generation.

These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

Independent watchdog

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 40 kHz internal RC and as it operates independently of the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes. The counter can be frozen in debug mode.

Window watchdog

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.






Figure 4. STM32F103xx performance line LQFP100 pinout



Pinouts and pin description

		Pin				y 51M32F103XX p		(2)		Alternate fu	unctions
LFBGA100	LQFP48	TFBGA64	LQFP64	LQFP100	VFQFPN36	Pin name	Type ⁽¹⁾	I / O Level ⁽²⁾	Main function ⁽³⁾ (after reset)	Default	Remap
A3	-		-	1	-	PE2	I/O	FT	PE2	TRACECK	
B3	-		-	2	-	PE3	I/O	FT	PE3	TRACED0	
C3	-		-	3	-	PE4	I/O	FT	PE4	TRACED1	
D3	-		-	4	-	PE5	I/O	FT	PE5	TRACED2	
E3	-		-	5	-	PE6	I/O	FT	PE6	TRACED3	
B2	1	B2	1	6	-	V _{BAT}	S		V _{BAT}		
A2	2	A2	2	7	-	PC13-TAMPER- RTC ⁽⁴⁾	I/O		PC13 ⁽⁵⁾	TAMPER-RTC	
A1	3	A1	3	8	-	PC14-OSC32_IN ⁽⁴⁾	I/O		PC14 ⁽⁵⁾	OSC32_IN	
B1	4	B1	4	9	-	PC15- OSC32_OUT ⁽⁴⁾	I/O		PC15 ⁽⁵⁾	OSC32_OUT	
C2	-	-	-	10	-	V _{SS_5}	S		V _{SS_5}		
D2	-	-	-	11	-	V _{DD_5}	S		V_{DD_5}		
C1	5	C1	5	12	2	OSC_IN	I		OSC_IN		
D1	6	D1	6	13	3	OSC_OUT	0		OSC_OUT		
E1	7	E1	7	14	4	NRST	I/O		NRST		
F1	-	E3	8	15	-	PC0	I/O		PC0	ADC12_IN10	
F2	-	E2	9	16	-	PC1	I/O		PC1	ADC12_IN11	
E2	-	F2	10	17	-	PC2	I/O		PC2	ADC12_IN12	
F3	-	_(6)	11	18	-	PC3	I/O		PC3	ADC12_IN13	
G1	8	F1	12	19	5	V _{SSA}	S		V _{SSA}		
H1	-	-	I	20	-	V _{REF-}	S		V _{REF-}		
J1	-	G1 ⁽⁶⁾	I	21	-	V _{REF+}	S		V_{REF+}		
K1	9	H1	13	22	6	V _{DDA}	S		V_{DDA}		
G2	10	G2	14	23	7	PA0-WKUP	I/O		PA0	WKUP/ USART2_CTS ⁽⁷⁾ / ADC12_IN0/ TIM2_CH1_ETR ⁽⁷⁾	
H2	11	H2	15	24	8	PA1	I/O		PA1	USART2_RTS ⁽⁷⁾ / ADC12_IN1/ TIM2_CH2 ⁽⁷⁾	
J2	12	F3	16	25	9	PA2	I/O		PA2	USART2_TX ⁽⁷⁾ / ADC12_IN2/ TIM2_CH3 ⁽⁷⁾	

Table 5. Medium-density STM32F103xx pin definitions



		Pin	IS					(2)		Alternate f	unctions
LFBGA100	LQFP48	TFBGA64	LQFP64	LQFP100	VFQFPN36	Pin name	Type ⁽¹⁾	I / O Level ⁽²⁾	Main function ⁽³⁾ (after reset)	Default	Remap
K2	13	G3	17	26	10	PA3	I/O		PA3	USART2_RX ⁽⁷⁾ / ADC12_IN3/ TIM2_CH4 ⁽⁷⁾	
E4	-	C2	18	27	-	V _{SS_4}	S		V_{SS_4}		
F4	-	D2	19	28	-	V _{DD_4}	S		V _{DD_4}		
G3	14	НЗ	20	29	11	PA4	I/O		PA4	SPI1_NSS ⁽⁷⁾ / USART2_CK ⁽⁷⁾ / ADC12_IN4	
НЗ	15	F4	21	30	12	PA5	I/O		PA5	SPI1_SCK ⁽⁷⁾ / ADC12_IN5	
JЗ	16	G4	22	31	13	PA6	I/O		PA6	SPI1_MISO ⁽⁷⁾ / ADC12_IN6/ TIM3_CH1 ⁽⁷⁾	TIM1_BKIN
КЗ	17	H4	23	32	14	PA7	I/O		PA7	SPI1_MOSI ⁽⁷⁾ / ADC12_IN7/ TIM3_CH2 ⁽⁷⁾	TIM1_CH1N
G4	-	H5	24	33		PC4	I/O		PC4	ADC12_IN14	
H4	-	H6	25	34		PC5	I/O		PC5	ADC12_IN15	
J4	18	F5	26	35	15	PB0	I/O		PB0	ADC12_IN8/ TIM3_CH3 ⁽⁷⁾	TIM1_CH2N
K4	19	G5	27	36	16	PB1	I/O		PB1	ADC12_IN9/ TIM3_CH4 ⁽⁷⁾	TIM1_CH3N
G5	20	G6	28	37	17	PB2	I/O	FT	PB2/BOOT1		
H5	-	-	-	38	-	PE7	I/O	FT	PE7		TIM1_ETR
J5	-	-	-	39	-	PE8	I/O	FT	PE8		TIM1_CH1N
K5	-	-	-	40	-	PE9	I/O	FT	PE9		TIM1_CH1
G6	-	-	-	41	-	PE10	I/O	FT	PE10		TIM1_CH2N
H6	-	-	-	42	-	PE11	I/O	FT	PE11		TIM1_CH2
J6	-	-	-	43	-	PE12	I/O	FT	PE12		TIM1_CH3N
K6	-	-	-	44	-	PE13	I/O	FT	PE13		TIM1_CH3
G7	-	•	-	45	-	PE14	I/O	FT	PE14		TIM1_CH4
H7	-	-	-	46	-	PE15	I/O	FT	PE15		TIM1_BKIN
J7	21	G7	29	47	-	PB10	I/O	FT	PB10	I2C2_SCL/ USART3_TX ⁽⁷⁾	TIM2_CH3
K7	22	H7	30	48	-	PB11	I/O	FT	PB11	I2C2_SDA/ USART3_RX ⁽⁷⁾	TIM2_CH4
E7	23	D6	31	49	18	V _{SS_1}	S		V_{SS_1}		

Table 5.	Medium-density	y STM32F103xx	pin definitions	(continued)	
----------	----------------	---------------	-----------------	-------------	--



		Pin				y 51M32F103XX p			•	Alternate fu	unctions
LFBGA100	LQFP48	TFBGA64	LQFP64	LQFP100	VFQFPN36	Pin name	Type ⁽¹⁾	I / O Level ⁽²⁾	Main function ⁽³⁾ (after reset)	Default	Remap
F7	24	E6	32	50	19	V _{DD_1}	S		V_{DD_1}		
K8	25	H8	33	51	-	PB12	I/O	FT	PB12	SPI2_NSS/ I2C2_SMBAI/ USART3_CK ⁽⁷⁾ / TIM1_BKIN ⁽⁷⁾	
J8	26	G8	34	52	-	PB13	I/O	FT	PB13	SPI2_SCK/ USART3_CTS ⁽⁷⁾ / TIM1_CH1N ⁽⁷⁾	
H8	27	F8	35	53	-	PB14	I/O	FT	PB14	SPI2_MISO/ USART3_RTS ⁽⁷⁾ TIM1_CH2N ⁽⁷⁾	
G8	28	F7	36	54	-	PB15	I/O	FT	PB15	SPI2_MOSI/ TIM1_CH3N ⁽⁷⁾	
K9	-	-	-	55	-	PD8	I/O	FT	PD8		USART3_TX
J9	-	-	-	56	-	PD9	I/O	FT	PD9		USART3_RX
H9	-	-	-	57	-	PD10	I/O	FT	PD10		USART3_CK
G9	-	-	-	58	-	PD11	I/O	FT	PD11		USART3_CTS
K10	-	-	-	59	-	PD12	I/O	FT	PD12		TIM4_CH1 / USART3_RTS
J10	-	-	-	60	-	PD13	I/O	FT	PD13		TIM4_CH2
H10	-	-	-	61	-	PD14	I/O	FT	PD14		TIM4_CH3
G10	-	-	-	62	-	PD15	I/O	FT	PD15		TIM4_CH4
F10	-	F6	37	63	-	PC6	I/O	FT	PC6		TIM3_CH1
E10		E7	38	64	-	PC7	I/O	FT	PC7		TIM3_CH2
F9		E8	39	65	-	PC8	I/O	FT	PC8		TIM3_CH3
E9	-	D8	40	66	-	PC9	I/O	FT	PC9		TIM3_CH4
D9	29	D7	41	67	20	PA8	I/O	FT	PA8	USART1_CK/ TIM1_CH1 ⁽⁷⁾ /MCO	
C9	30	C7	42	68	21	PA9	I/O	FT	PA9	USART1_TX ⁽⁷⁾ / TIM1_CH2 ⁽⁷⁾	
D10	31	C6	43	69	22	PA10	I/O	FT	PA10	USART1_RX ⁽⁷⁾ / TIM1_CH3 ⁽⁷⁾	
C10	32	C8	44	70	23	PA11	I/O	FT	PA11	USART1_CTS/ CANRX ⁽⁷⁾ / USBDM TIM1_CH4 ⁽⁷⁾	
B10	33	B8	45	71	24	PA12	I/O	FT	PA12	USART1_RTS/ CANTX ⁽⁷⁾ //USBDP TIM1_ETR ⁽⁷⁾	

Table 5. Medium-density STM32F103xx pin definitions (continued)



5 Electrical characteristics

5.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS} .

5.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A max$ (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\Sigma$).

5.1.2 Typical values

Unless otherwise specified, typical data are based on T_A = 25 °C, V_{DD} = 3.3 V (for the 2 V \leq V_{DD} \leq 3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\Sigma$).

5.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

5.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 10*.

5.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 11*.








Figure 10. Pin loading conditions

Power supply scheme 5.1.6









Symbol	Ratings	Max.	Unit
I _{VDD}	Total current into V _{DD} /V _{DDA} power lines (source) ⁽¹⁾	150	
I _{VSS}	Total current out of V_{SS} ground lines (sink) ⁽¹⁾	150	
1	Output current sunk by any I/O and control pin	25	
IIO	Output current source by any I/Os and control pin	- 25	mA
	Injected current on NRST pin	± 5	ШA
I _{INJ(PIN)} ⁽²⁾⁽³⁾	Injected current on HSE OSC_IN and LSE OSC_IN pins	± 5	
	Injected current on any other pin ⁽⁴⁾	± 5	
$\Sigma I_{INJ(PIN)}^{(2)}$	Total injected current (sum of all I/O and control pins) ⁽⁴⁾	± 25	

Table 7.Current characteristics

1. All main power (V_{DD} , V_{DDA}) and ground (V_{SS} , V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

I_{INJ(PIN)} must never be exceeded. This is implicitly insured if V_{IN} maximum is respected. If V_{IN} maximum cannot be respected, the injection current must be limited externally to the I_{INJ(PIN)} value. A positive injection is induced by V_{IN} > V_{DD} while a negative injection is induced by V_{IN} < V_{SS}.

3. Negative injection disturbs the analog performance of the device. See note in *Section 5.3.17: 12-bit ADC characteristics*.

4. When several inputs are submitted to a current injection, the maximum Σl_{INJ(PIN)} is the absolute sum of the positive and negative injected currents (instantaneous values). These results are based on characterization with Σl_{INJ(PIN)} maximum current injection on four I/O port pins of the device.

Table 8.Thermal characteristics

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	–65 to +150	°C
TJ	Maximum junction temperature	150	°C

5.3 Operating conditions

5.3.1 General operating conditions

Table 9.General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
f _{HCLK}	Internal AHB clock frequency		0	72	
f _{PCLK1}	Internal APB1 clock frequency		0	36	MHz
f _{PCLK2}	Internal APB2 clock frequency		0	72	
V _{DD}	Standard operating voltage		2	3.6	V
V _{DDA} ⁽¹⁾	Analog operating voltage (ADC not used)	Must be the same potential	2 3.6	3.6	V
V DDA`´	Analog operating voltage (ADC used)	as V _{DD} ⁽²⁾	2.4	3.6	v
V _{BAT}	Backup operating voltage		1.8	3.6	V



5.3.4 Embedded reference voltage

The parameters given in *Table 12* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 9*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V	Internal reference voltage	$-40 \ ^{\circ}\text{C} < \text{T}_{\text{A}} < +105 \ ^{\circ}\text{C}$	1.16	1.20	1.26	V
V _{REFINT}	internal relefence voltage	−40 °C < T _A < +85 °C	1.16	1.20	1.24	V
T _{S_vrefint} ⁽¹⁾	ADC sampling time when reading the internal reference voltage			5.1	17.1 ⁽²⁾	μs

Table 12. Embedded internal reference voltage

1. Shortest sampling time can be determined in the application by multiple iterations.

2. Guaranteed by design, not tested in production.

5.3.5 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 13: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to Dhrystone 2.1 code.

Maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load)
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time is adjusted to the f_{HCLK} frequency (0 wait state from 0 to 24 MHz, 1 wait state from 24 to 48 MHz and 2 wait states above)
- Prefetch in ON (reminder: this bit must be set before clock setting and bus prescaling)
- When the peripherals are enabled $f_{PCLK1} = f_{HCLK}/2$, $f_{PCLK2} = f_{HCLK}$

The parameters given in *Table 13*, *Table 14* and *Table 15* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 9*.



Symbol	Parameter	Conditions	f _{HCLK}	Max	к ⁽¹⁾	Unit
Symbol	Farameter	Conditions	HCLK	T _A = 85 °C	(1) T _A = 105 °C 32 20.5 16 12 9 6 8 6.5 5.5 5 4.5 4	Onit
		External clock ⁽²⁾ , all peripherals enabled	72 MHz	30	32	
			48 MHz	20	20.5	
			36 MHz	15.5	16	
	Supply current in		24 MHz	11.5	12	
			16 MHz	8.5	9	
			8 MHz	5.5	6	mA
IDD	Sleep mode		72 MHz	7.5	8	ША
			48 MHz	6	6.5	
		External clock ⁽²⁾ , all	36 MHz	5	5.5	
		peripherals disabled	24 MHz	4.5	5	
			16 MHz	4	4.5	
			8 MHz	3	4	


Table 15. Maximum current consumption in Sleep mode, code running from Flash or RAM

1. based on characterization, tested in production at $V_{\text{DD}\ \text{max}},\,f_{\text{HCLK}}$ max with peripherals enabled.

2. External clock is 8 MHz and PLL is on when f_{HCLK} > 8 MHz.




1. Guaranteed by design, not tested in production.









High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 16 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 22*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).



- Note: For C_{L1} and C_{L2} it is recommended to use high-quality ceramic capacitors in the 5 pF to 15 pF range selected to match the requirements of the crystal or resonator. C_{L1} and C_{L2} , are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . Load capacitance C_L has the following formula: $C_L = C_{L1} \times C_{L2} / (C_{L1} + C_{L2}) + C_{stray}$ where C_{stray} is the pin capacitance and board or trace PCB-related capacitance. Typically, it is between 2 pF and 7 pF.
- **Caution:** To avoid exceeding the maximum value of C_{L1} and C_{L2} (15 pF) it is strongly recommended to use a resonator with a load capacitance $C_L \le 7$ pF. Never use a resonator with a load capacitance of 12.5 pF.

Example: if you choose a resonator with a load capacitance of $C_L = 6 \text{ pF}$, and $C_{stray} = 2 \text{ pF}$, then $C_{L1} = C_{L2} = 8 \text{ pF}$.


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _F	Feedback resistor			5		MΩ
C _{L1} C _{L2} ⁽²⁾	Recommended load capacitance versus equivalent serial resistance of the crystal $(R_S)^{(3)}$	R _S = 30 kΩ			15	pF
l ₂	LSE driving current	V_{DD} = 3.3 V, V_{IN} = V_{SS}			1.4	μA
9 _m	Oscillator Transconductance		5			μA/V
$t_{SU(LSE)}^{(4)}$	startup time	V_{DD} is stabilized		3		s

Table 23. LSE oscillator characteristics (f_{LSE} = 32.768 kHz) ⁽¹⁾

1. Based on characterization, not tested in production.

- 2. Refer to the note and caution paragraphs above the table.
- 3. The oscillator selection can be optimized in terms of supply current using an high quality resonator with small R_S value for example MSIV-TIN32.768kHz. Refer to crystal manufacturer for more details
- t_{SU(LSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

Figure 22. Typical application with a 32.768 kHz crystal




5.3.7 Internal clock source characteristics

The parameters given in *Table 24* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 9*.

Doc ID 13587 Rev 10







5.3.13 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R_{PU} (see *Table 34*).

Unless otherwise specified, the parameters given in *Table 37* are derived from tests performed under the ambient temperature and V_{DD} supply voltage conditions summarized in *Table 9*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)} ⁽¹⁾	NRST Input low level voltage		-0.5		0.8	v
V _{IH(NRST)} ⁽¹⁾	NRST Input high level voltage		2		V _{DD} +0.5	v
V _{hys(NRST)}	NRST Schmitt trigger voltage hysteresis			200		mV
R _{PU}	Weak pull-up equivalent resistor ⁽²⁾	$V_{IN} = V_{SS}$	30	40	50	kΩ
V _{F(NRST)} ⁽¹⁾	NRST Input filtered pulse				100	ns
V _{NF(NRST)} ⁽¹⁾	NRST Input not filtered pulse		300			ns

Table 37. NRST pin characteristics

1. Guaranteed by design, not tested in production.

2. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance must be minimum (~10% order).






Figure 33. Power supply and reference decoupling (V_{REF+} connected to V_{DDA})

1. V_{REF+} and V_{REF-} inputs are available only on 100-pin packages.

5.3.18 Temperature sensor characteristics

Table 49. TS characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T _L ⁽¹⁾	V _{SENSE} linearity with temperature		±1	±2	°C
Avg_Slope ⁽¹⁾	Average slope	4.0	4.3	4.6	mV/°C
V ₂₅ ⁽¹⁾	Voltage at 25 °C	1.34	1.43	1.52	V
t _{START} ⁽²⁾	(2) Startup time 4			10	μs
T _{S_temp} ⁽³⁾⁽²⁾	T _{S_temp} ⁽³⁾⁽²⁾ ADC sampling time when reading the temperature		17.1	μs	

1. Based on characterization, not tested in production.

2. Guaranteed by design, not tested in production.

3. Shortest sampling time can be determined in the application by multiple iterations.



6.2.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the ordering information scheme shown in *Table 57: Ordering information scheme*.

Each temperature range suffix corresponds to a specific guaranteed ambient temperature at maximum dissipation and, to a specific maximum junction temperature.

As applications do not commonly use the STM32F103xx at maximum dissipation, it is useful to calculate the exact power consumption and junction temperature to determine which temperature range will be best suited to the application.

The following examples show how to calculate the temperature range needed for a given application.

Example 1: High-performance application

Assuming the following application conditions:

Maximum ambient temperature $T_{Amax} = 82$ °C (measured according to JESD51-2), $I_{DDmax} = 50$ mA, $V_{DD} = 3.5$ V, maximum 20 I/Os used at the same time in output at low level with $I_{OL} = 8$ mA, $V_{OL} = 0.4$ V and maximum 8 I/Os used at the same time in output at low level with $I_{OL} = 20$ mA, $V_{OL} = 1.3$ V

 $P_{INTmax} = 50 \text{ mA} \times 3.5 \text{ V} = 175 \text{ mW}$

 $P_{IOmax} = 20 \times 8 \text{ mA} \times 0.4 \text{ V} + 8 \times 20 \text{ mA} \times 1.3 \text{ V} = 272 \text{ mW}$

This gives: $P_{INTmax} = 175 \text{ mW}$ and $P_{IOmax} = 272 \text{ mW}$:

 $P_{Dmax} = 175 + 272 = 447 \text{ mW}$

Thus: $P_{Dmax} = 447 \text{ mW}$

Using the values obtained in *Table 56* T_{Jmax} is calculated as follows:

- For LQFP100, 46 °C/W

T_{Jmax} = 82 °C + (46 °C/W × 447 mW) = 82 °C + 20.6 °C = 102.6 °C

This is within the range of the suffix 6 version parts ($-40 < T_J < 105 \text{ °C}$).

In this case, parts must be ordered at least with the temperature range suffix 6 (see *Table 57: Ordering information scheme*).

Example 2: High-temperature application

Using the same rules, it is possible to address applications that run at high ambient temperatures with a low dissipation, as long as junction temperature T_J remains within the specified range.

Assuming the following application conditions:

Maximum ambient temperature $T_{Amax} = 115 \text{ °C}$ (measured according to JESD51-2), $I_{DDmax} = 20 \text{ mA}$, $V_{DD} = 3.5 \text{ V}$, maximum 20 I/Os used at the same time in output at low level with $I_{OL} = 8 \text{ mA}$, $V_{OL} = 0.4 \text{ V}$ $P_{INTmax} = 20 \text{ mA} \times 3.5 \text{ V} = 70 \text{ mW}$ $P_{IOmax} = 20 \times 8 \text{ mA} \times 0.4 \text{ V} = 64 \text{ mW}$ This gives: $P_{INTmax} = 70 \text{ mW}$ and $P_{IOmax} = 64 \text{ mW}$: $P_{Dmax} = 70 + 64 = 134 \text{ mW}$ Thus: $P_{Dmax} = 134 \text{ mW}$



7 Ordering information scheme

Table 57. Ordering information scheme

Example:	STM32	F 103 (28	T I	7 xxx
Device family					
STM32 = ARM-based 32-bit microcontroller					
Product type					
F = general-purpose					
Device subfamily					
103 = performance line					
Pin count					
T = 36 pins			1		
C = 48 pins					
R = 64 pins					
V = 100 pins					
Flash memory size ⁽¹⁾					
8 = 64 Kbytes of Flash memory					
B = 128 Kbytes of Flash memory					
Package					
H = BGA				,	
T = LQFP					
U = VFQFPN					
Temperature range					
6 = Industrial temperature range, -40 to 85 °C.					
7 = Industrial temperature range, -40 to 105 °C.					
Options					

xxx = programmed parts

TR = tape and real

1. Although STM32F103x6 devices are not described in this datasheet, orderable part numbers that do not show the A internal code after temperature range code 6 or 7 should be referred to this datasheet for the electrical characteristics. The low-density datasheet only covers STM32F103x6 devices that feature the A code.

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.



Date	Revision	Changes
18-Oct-2007	3	STM32F103CBT6, STM32F103T6 and STM32F103T8 root part numbers added (see Table 2: STM32F103xx medium-density device features and peripheral counts) VFQFPN36 package added (see Section 6: Package characteristics). All packages are ECOPACK® compliant. Package mechanical data inch values are calculated from mm and rounded to 4 decimal digits (see Section 6: Package characteristics). Table 25: Medium-density STM32F103xx pin definitions updated and clarified. Table 26: Low-power mode wakeup timings updated. T _A min corrected in Table 12: Embedded internal reference voltage. Note 2 added below Table 22: HSE 4-16 MHz oscillator characteristics. VESD(CDM) value added to Table 32: ESD absolute maximum ratings. Note 3 added and V _{OH} parameter description modified in Table 35: Output voltage characteristics. Note 1 and Table 46: R _{AIN} max for I _{ADC} = 14 MHz added to Section 5.3.17: 12-bit ADC characteristics. Figure 30: ADC accuracy characteristics updated. Note 1 modified below Figure 31: Typical connection diagram using the ADC. Electrostatic discharge (ESD) on page 55 modified. Number of TIM4 channels modified in Figure 1: STM32F103xx performance line block diagram. Maximum current consumption Table 13, Table 14 and Table 15 updated. V _{INE} modified in Table 30: EMS characteristics. Values corrected, note 2 modified and note 3 removed in Table 26: Low-power mode wakeup timings. Table 48: ADC accuracy updated. tvpD modified in Table 10: Operating conditions at power-up / power-down. V _{FESD} value added in Table 26: Low-power mode wakeup timings. Table 16: Typical values added for V _{DD} /V _{BAT} = 2.4 V, Note 2 modified, Note 2 added. Table 21: Typical values added for V _{DD} /V _{BAT} = 2.4 V, Note 2 modified, Note 2 added. Table 21: Typical values added for V _{DD} /V _{BAT} = 2.4 V, Note 2 modified, Note 2 added. Table 21: Typical values added for V _{DD} /V _{BAT} = 2.4 V, Note 2 modified, Note 2 added. Table 24: HSI oscillator characteristics. V _{pren} added to Table 28: Flash memory characteristics. V _{pren} added to Table 28: Fla

Table 58. Document revision history (continued)

Doc ID 13587 Rev 10



Date	Revision	Changes
		Figure 2: Clock tree on page 20 added.
14-Mar-2008	5	 Maximum T_J value given in <i>Table 8: Thermal characteristics on page 35.</i> CRC feature added (see <i>CRC (cyclic redundancy check) calculation unit on page 9</i> and <i>Figure 9: Memory map on page 31</i> for address). I_{DD} modified in <i>Table 16: Typical and maximum current consumptions in Stop and Standby modes.</i> ACC_{HSI} modified in <i>Table 24: HSI oscillator characteristics on page 51,</i> note 2 removed. P_D, T_A and T_J added, t_{prog} values modified and t_{prog} description clarified in <i>Table 29: Flash memory endurance and data retention.</i> V_{NF(NRST)} unit corrected in <i>Table 37: NRST pin characteristics on page 59.</i> <i>Table 41: SPI characteristics on page 63</i> modified. I_{VREF} added to <i>Table 45: ADC characteristics on page 67.</i> <i>Table 47: ADC accuracy - limited test conditions</i> added. <i>Table 48: ADC accuracy</i> modified. LQFP100 package specifications updated (see <i>Section 6: Package characteristics on page 72).</i> Recommended LQFP100, LQFP 64, LQFP48 and VFQFPN36 footprints added (see <i>Figure 39, Figure 41, Figure 45</i> and <i>Figure 35).</i> <i>Section 6.2: Thermal characteristics on page 81</i> modified, <i>Section 6.2.1</i> and <i>Section 6.2.2</i> added. <i>Appendix A: Important notes on page 81</i> removed.
21-Mar-2008	6	 Small text changes. <i>Figure 9: Memory map</i> clarified. In <i>Table 29: Flash memory endurance and data retention</i>: N_{END} tested over the whole temperature range cycling conditions specified for t_{RET} t_{RET} min modified at T_A = 55 °C V₂₅, Avg_Slope and T_L modified in <i>Table 49: TS characteristics</i>. CRC feature removed.
22-May-2008	7	CRC feature added back. Small text changes. Section 1: Introduction modified. Section 2.2: Full compatibility throughout the family added. I_{DD} at T_A max = 105 °C added to Table 16: Typical and maximum current consumptions in Stop and Standby modes on page 42. I_{DD_VBAT} removed from Table 21: Typical current consumption in Standby mode on page 47. Values added to Table 40: SCL frequency (f_{PCLK1} = 36 MHz., V_{DD} = 3.3 V) on page 62. Figure 26: SPI timing diagram - slave mode and CPHA = 0 on page 64 modified. Equation 1 corrected. t_{RET} at T_A = 105 °C modified in Table 29: Flash memory endurance and data retention on page 53. V _{USB} added to Table 43: USB DC electrical characteristics on page 66. Figure 46: LQFP100 P_D max vs. T_A on page 83 modified. Axx option added to Table 57: Ordering information scheme on page 84.

 Table 58.
 Document revision history (continued)

Doc ID 13587 Rev 10



Date	Revision	Changes
21-Jul-2008	8	Power supply supervisor updated and V_{DDA} added to Table 9: General operating conditions.Capacitance modified in Figure 12: Power supply scheme on page 33.Table notes revised in Section 5: Electrical characteristics.Table 16: Typical and maximum current consumptions in Stop and Standby modes modified.Data added to Table 16: Typical and maximum current consumptions in Stop and Standby modes and Table 21: Typical current consumption in Standby mode removed.fHSE_ext modified in Table 20: High-speed external user clock characteristics on page 47. fPLL_IN modified in Table 27: PLL characteristics on page 52.Minimum SDA and SCL fall time value for Fast mode removed from Table 39: I ² C characteristics on page 61, note 1 modified.th(NSS) modified in Table 41: SPI characteristics on page 63 and Figure 26: SPI timing diagram - slave mode and CPHA = 0 on page 64.CADC modified in Table 45: ADC characteristics on page 67 and Figure 31: Typical connection diagram using the ADC modified.Typical S_temp value removed from Table 49: TS characteristics on page 71.LQFP48 package specifications updated (see Table 55 and Table 45), Section 6: Package characteristics revised.Axx option removed from Table 57: Ordering information scheme on page 84.Small text changes.
22-Sep-2008	9	STM32F103x6 part numbers removed (see <i>Table 57: Ordering</i> <i>information scheme</i>). Small text changes. <i>General-purpose timers (TIMx)</i> and <i>Advanced-control timer (TIM1)</i> on <i>page 15</i> updated. Notes updated in <i>Table 5: Medium-density STM32F103xx pin</i> <i>definitions on page 26.</i> <i>Note 2</i> modified below <i>Table 6: Voltage characteristics on page 34</i> , $ \Delta V_{DDx} $ min and $ \Delta V_{DDx} $ min removed. Measurement conditions specified in <i>Section 5.3.5: Supply current</i> <i>characteristics on page 38.</i> I_{DD} in standby mode at 85 °C modified in <i>Table 16: Typical and</i> <i>maximum current consumptions in Stop and Standby modes on</i> <i>page 42.</i> <i>General input/output characteristics on page 56</i> modified. f_{HCLK} conditions modified in <i>Table 30: EMS characteristics on page 54.</i> Θ_{JA} and pitch value modified for LFBGA100 package in <i>Table 56:</i> <i>Package thermal characteristics.</i> Small text changes.

Table 58. Document revision history (continued)

