



Welcome to [E-XFL.COM](#)

Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | 25475 |
| Number of Logic Elements/Cells | 326080 |
| Total RAM Bits | 16404480 |
| Number of I/O | 400 |
| Number of Gates | - |
| Voltage - Supply | 0.97V ~ 1.03V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (Tj) |
| Package / Case | 676-BBGA, FCBGA |
| Supplier Device Package | 676-FCBGA (27x27) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xc7k325t-1fb676i |

Table 5: Maximum Allowed AC Voltage Overshoot and Undershoot for 1.8V HP I/O Banks⁽¹⁾⁽²⁾ (Cont'd)

| AC Voltage Overshoot | % of UI @-40°C to 100°C | AC Voltage Undershoot | % of UI @-40°C to 100°C |
|-------------------------|-------------------------|-----------------------|-------------------------|
| V _{CCO} + 0.80 | 9.71 | -0.80 | 50.0 |
| V _{CCO} + 0.85 | 4.51 | -0.85 | 28.4 |
| V _{CCO} + 0.90 | 2.12 | -0.90 | 12.7 |
| V _{CCO} + 0.95 | 1.01 | -0.95 | 5.79 |

Notes:

1. A total of 200 mA per bank should not be exceeded.
2. For UI smaller than 20 µs.

Table 6: Typical Quiescent Supply Current

| Symbol | Description | Device | Speed Grade | | | | Units | |
|------------------------|--|----------|-------------|--------|------|------|-------|--|
| | | | 1.0V | | 0.9V | | | |
| | | | -3 | -2/-2L | -1 | -2L | | |
| I _{CCINTQ} | Quiescent V _{CCINT} supply current | XC7K70T | 241 | 241 | 241 | 187 | mA | |
| | | XC7K160T | 474 | 474 | 474 | 368 | mA | |
| | | XC7K325T | 810 | 810 | 810 | 629 | mA | |
| | | XC7K355T | 993 | 993 | 993 | 771 | mA | |
| | | XC7K410T | 1080 | 1080 | 1080 | 838 | mA | |
| | | XC7K420T | 1313 | 1313 | 1313 | 1019 | mA | |
| | | XC7K480T | 1313 | 1313 | 1313 | 1019 | mA | |
| I _{CCOQ} | Quiescent V _{CCO} supply current | XC7K70T | 1 | 1 | 1 | 1 | mA | |
| | | XC7K160T | 1 | 1 | 1 | 1 | mA | |
| | | XC7K325T | 1 | 1 | 1 | 1 | mA | |
| | | XC7K355T | 1 | 1 | 1 | 1 | mA | |
| | | XC7K410T | 1 | 1 | 1 | 1 | mA | |
| | | XC7K420T | 1 | 1 | 1 | 1 | mA | |
| | | XC7K480T | 1 | 1 | 1 | 1 | mA | |
| I _{CCAUXQ} | Quiescent V _{CCAUX} supply current | XC7K70T | 21 | 21 | 21 | 21 | mA | |
| | | XC7K160T | 40 | 40 | 40 | 40 | mA | |
| | | XC7K325T | 68 | 68 | 68 | 68 | mA | |
| | | XC7K355T | 75 | 75 | 75 | 75 | mA | |
| | | XC7K410T | 85 | 85 | 85 | 85 | mA | |
| | | XC7K420T | 99 | 99 | 99 | 99 | mA | |
| | | XC7K480T | 99 | 99 | 99 | 99 | mA | |
| I _{CCAUX_IOQ} | Quiescent V _{CCAUX_IO} supply current | XC7K70T | N/A | N/A | N/A | N/A | mA | |
| | | XC7K160T | 2 | 2 | 2 | 2 | mA | |
| | | XC7K325T | 2 | 2 | 2 | 2 | mA | |
| | | XC7K355T | N/A | N/A | N/A | N/A | mA | |
| | | XC7K410T | 2 | 2 | 2 | 2 | mA | |
| | | XC7K420T | N/A | N/A | N/A | N/A | mA | |
| | | XC7K480T | N/A | N/A | N/A | N/A | mA | |

Table 7 shows the minimum current, in addition to I_{CCQ} , that are required by Kintex-7 devices for proper power-on and configuration. If the current minimums shown in **Table 6** and **Table 7** are met, the device powers on after all five supplies have passed through their power-on reset threshold voltages. The FPGA must not be configured until after V_{CCINT} is applied.

Once initialized and configured, use the XPower tools to estimate current drain on these supplies.

Table 7: Power-On Current for Kintex-7 Devices

| Device | $I_{CCINTMIN}$ | $I_{CCAUXMIN}$ | I_{CCOMIN} | I_{CCAUX_IOMIN} | $I_{CCBRAMMIN}$ | Units |
|----------|---------------------|--------------------|-------------------------------------|--|---------------------|-------|
| | Typ ⁽¹⁾ | Typ ⁽¹⁾ | Typ ⁽¹⁾ | Typ ⁽¹⁾ | Typ ⁽¹⁾ | |
| XC7K70T | $I_{CCINTQ} + 450$ | $I_{CCAUXQ} + 40$ | $I_{CCOQ} + 40 \text{ mA per bank}$ | $I_{CCOAUXIOQ} + 40 \text{ mA per bank}$ | $I_{CCBRAMQ} + 40$ | mA |
| XC7K160T | $I_{CCINTQ} + 550$ | $I_{CCAUXQ} + 50$ | $I_{CCOQ} + 40 \text{ mA per bank}$ | $I_{CCOAUXIOQ} + 40 \text{ mA per bank}$ | $I_{CCBRAMQ} + 40$ | mA |
| XC7K325T | $I_{CCINTQ} + 600$ | $I_{CCAUXQ} + 80$ | $I_{CCOQ} + 40 \text{ mA per bank}$ | $I_{CCOAUXIOQ} + 40 \text{ mA per bank}$ | $I_{CCBRAMQ} + 40$ | mA |
| XC7K355T | $I_{CCINTQ} + 1450$ | $I_{CCAUXQ} + 109$ | $I_{CCOQ} + 40 \text{ mA per bank}$ | $I_{CCOAUXIOQ} + 40 \text{ mA per bank}$ | $I_{CCBRAMQ} + 81$ | mA |
| XC7K410T | $I_{CCINTQ} + 1500$ | $I_{CCAUXQ} + 125$ | $I_{CCOQ} + 40 \text{ mA per bank}$ | $I_{CCOAUXIOQ} + 40 \text{ mA per bank}$ | $I_{CCBRAMQ} + 90$ | mA |
| XC7K420T | $I_{CCINTQ} + 2200$ | $I_{CCAUXQ} + 180$ | $I_{CCOQ} + 40 \text{ mA per bank}$ | $I_{CCOAUXIOQ} + 40 \text{ mA per bank}$ | $I_{CCBRAMQ} + 108$ | mA |
| XC7K480T | $I_{CCINTQ} + 2200$ | $I_{CCAUXQ} + 180$ | $I_{CCOQ} + 40 \text{ mA per bank}$ | $I_{CCOAUXIOQ} + 40 \text{ mA per bank}$ | $I_{CCBRAMQ} + 108$ | mA |

Notes:

1. Typical values are specified at nominal voltage, 25°C.
2. Use the XPower Estimator (XPE) spreadsheet tool (download at <http://www.xilinx.com/power>) to calculate maximum power-on currents.

Table 8: Power Supply Ramp Time

| Symbol | Description | Conditions | Min | Max | Units |
|-------------------|--|---------------------------------|-----|-----|-------|
| T_{VCCINT} | Ramp time from GND to 90% of V_{CCINT} | | 0.2 | 50 | ms |
| T_{VCCO} | Ramp time from GND to 90% of V_{CCO} | | 0.2 | 50 | ms |
| T_{VCCAUX} | Ramp time from GND to 90% of V_{CCAUX} | | 0.2 | 50 | ms |
| T_{VCCAUX_IO} | Ramp time from GND to 90% of V_{CCAUX_IO} | | 0.2 | 50 | ms |
| T_{CCBRAM} | Ramp time from GND to 90% of V_{CCBRAM} | | 0.2 | 50 | ms |
| $T_{VCCO2VCCAUX}$ | Allowed time per power cycle for $V_{CCO} - V_{CCAUX} > 2.625\text{V}$ | $T_J = 100^\circ\text{C}^{(1)}$ | – | 500 | ms |
| | | $T_J = 85^\circ\text{C}^{(1)}$ | – | 800 | |
| $T_{MGTAVCC}$ | Ramp time from GND to 90% of $V_{MGTAVCC}$ | | 0.2 | 50 | ms |
| $T_{MGTAVTT}$ | Ramp time from GND to 90% of $V_{MGTAVTT}$ | | 0.2 | 50 | ms |
| $T_{MGTVCCAUX}$ | Ramp time from GND to 90% of $V_{MGTVCCAUX}$ | | 0.2 | 50 | ms |

Notes:

1. Based on 240,000 power cycles with nominal V_{CCO} of 3.3V or 36,500 power cycles with a worst case V_{CCO} of 3.465V.

DC Input and Output Levels

Values for V_{IL} and V_{IH} are recommended input voltages. Values for I_{OL} and I_{OH} are guaranteed over the recommended operating conditions at the V_{OL} and V_{OH} test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at a minimum V_{CCO} with the respective V_{OL} and V_{OH} voltage levels shown. Other standards are sample tested.

Table 9: SelectIO DC Input and Output Levels (1)(2)

| I/O Standard | V_{IL} | | V_{IH} | | V_{OL} | V_{OH} | I_{OL} | I_{OH} |
|-----------------------|-----------|-------------------|-------------------|-------------------|---------------------|---------------------|----------|----------|
| | V , Min | V , Max | V , Min | V , Max | V , Max | V , Min | mA | mA |
| HSTL_I | -0.300 | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | 0.400 | $V_{CCO} - 0.400$ | 8 | -8 |
| HSTL_I_12 | -0.300 | $V_{REF} - 0.080$ | $V_{REF} + 0.080$ | $V_{CCO} + 0.300$ | 25% V_{CCO} | 75% V_{CCO} | 6.3 | -6.3 |
| HSTL_I_18 | -0.300 | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | 0.400 | $V_{CCO} - 0.400$ | 8 | -8 |
| HSTL_II | -0.300 | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | 0.400 | $V_{CCO} - 0.400$ | 16 | -16 |
| HSTL_II_18 | -0.300 | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | 0.400 | $V_{CCO} - 0.400$ | 16 | -16 |
| HSUL_12 | -0.300 | $V_{REF} - 0.130$ | $V_{REF} + 0.130$ | $V_{CCO} + 0.300$ | 20% V_{CCO} | 80% V_{CCO} | 0.1 | -0.1 |
| LVCMOS12 | -0.300 | 35% V_{CCO} | 65% V_{CCO} | $V_{CCO} + 0.300$ | 0.400 | $V_{CCO} - 0.400$ | Note 3 | Note 3 |
| LVCMOS15, LVDCI_15 | -0.300 | 35% V_{CCO} | 65% V_{CCO} | $V_{CCO} + 0.300$ | 25% V_{CCO} | 75% V_{CCO} | Note 4 | Note 4 |
| LVCMOS18, LVDCI_18 | -0.300 | 35% V_{CCO} | 65% V_{CCO} | $V_{CCO} + 0.300$ | 0.450 | $V_{CCO} - 0.450$ | Note 5 | Note 5 |
| LVCMOS25 | -0.300 | 0.700 | 1.700 | $V_{CCO} + 0.300$ | 0.400 | $V_{CCO} - 0.400$ | Note 6 | Note 6 |
| LVCMOS33 | -0.300 | 0.800 | 2.000 | 3.450 | 0.400 | $V_{CCO} - 0.400$ | Note 6 | Note 6 |
| LVTTL | -0.300 | 0.800 | 2.000 | 3.450 | 0.400 | 2.400 | Note 7 | Note 7 |
| MOBILE_DDR | -0.300 | 20% V_{CCO} | 80% V_{CCO} | $V_{CCO} + 0.300$ | 10% V_{CCO} | 90% V_{CCO} | 0.1 | -0.1 |
| PCI33_3 | -0.500 | 30% V_{CCO} | 50% V_{CCO} | $V_{CCO} + 0.500$ | 10% V_{CCO} | 90% V_{CCO} | 1.5 | -0.5 |
| SSTL12 | -0.300 | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.150$ | $V_{CCO}/2 + 0.150$ | 14.25 | -14.25 |
| SSTL135 | -0.300 | $V_{REF} - 0.090$ | $V_{REF} + 0.090$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.150$ | $V_{CCO}/2 + 0.150$ | 13.0 | -13.0 |
| SSTL135_R | -0.300 | $V_{REF} - 0.090$ | $V_{REF} + 0.090$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.150$ | $V_{CCO}/2 + 0.150$ | 8.9 | -8.9 |
| SSTL15 | -0.300 | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.175$ | $V_{CCO}/2 + 0.175$ | 13.0 | -13.0 |
| SSTL15_R | -0.300 | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.175$ | $V_{CCO}/2 + 0.175$ | 8.9 | -8.9 |
| SSTL18_I | -0.300 | $V_{REF} - 0.125$ | $V_{REF} + 0.125$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.470$ | $V_{CCO}/2 + 0.470$ | 8 | -8 |
| SSTL18_II | -0.300 | $V_{REF} - 0.125$ | $V_{REF} + 0.125$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.600$ | $V_{CCO}/2 + 0.600$ | 13.4 | -13.4 |

Notes:

- Tested according to relevant specifications.
- 3.3V and 2.5V standards are only supported in 3.3V I/O banks.
- Supported drive strengths of 2, 4, 6, or 8 mA in HP I/O banks and 4, 8, or 12 mA in HR I/O banks.
- Supported drive strengths of 2, 4, 6, 8, 12, or 16 mA in HP I/O banks and 4, 8, 12, or 16 mA in HR I/O banks.
- Supported drive strengths of 2, 4, 6, 8, 12, or 16 mA in HP I/O banks and 4, 8, 12, 16, or 24 mA in HR I/O banks.
- Supported drive strengths of 4, 8, 12, or 16 mA
- Supported drive strengths of 4, 8, 12, 16, or 24 mA
- For detailed interface specific DC voltage levels, see [UG471: 7 Series FPGAs SelectIO Resources User Guide](#).

AC Switching Characteristics

All values represented in this data sheet are based on the speed specifications in ISE® software 14.3 v1.07 for the -3, -2, -2L(1.0V), -1, and v1.06 for -2L(0.9V) speed grades.

Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:

Advance Product Specification

These specifications are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.

Preliminary Product Specification

These specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

Product Specification

These specifications are released once enough production silicon of a particular device family member has been characterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to production before faster speed grades.

Testing of AC Switching Characteristics

Internal timing parameters are derived from measuring internal test patterns. All AC switching characteristics are representative of worst-case supply voltage and junction temperature conditions.

For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and back-annotate to the simulation net list. Unless otherwise noted, values apply to all Kintex-7 FPGAs.

Speed Grade Designations

Since individual family members are produced at different times, the migration from one category to another depends completely on the status of the fabrication process for each device. [Table 14](#) correlates the current status of each Kintex-7 device on a per speed grade basis.

Table 14: Kintex-7 Device Speed Grade Designations

| Device | Speed Grade Designations | | |
|----------|--------------------------|-------------|---------------------------------------|
| | Advance | Preliminary | Production |
| XC7K70T | | | -3, -2, -2L(1.0V), -1, and -2L (0.9V) |
| XC7K160T | | | -3, -2, -2L(1.0V), -1, and -2L (0.9V) |
| XC7K325T | | | -3, -2, -2L(1.0V), -1, and -2L (0.9V) |
| XC7K355T | | | -3, -2, -2L(1.0V), -1, and -2L (0.9V) |
| XC7K410T | | | -3, -2, -2L(1.0V), -1, and -2L (0.9V) |
| XC7K420T | | | -3, -2, -2L(1.0V), -1, and -2L (0.9V) |
| XC7K480T | | | -3, -2, -2L(1.0V), -1, and -2L (0.9V) |

Production Silicon and ISE Software Status

In some cases, a particular family member (and speed grade) is released to production before a speed specification is released with the correct label (Advance, Preliminary, Production). Any labeling discrepancies are corrected in subsequent speed specification releases.

Table 15 lists the production released Kintex-7 device, speed grade, and the minimum corresponding supported speed specification version and ISE software revisions. The ISE software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid.

Table 15: Kintex-7 Device Production Software and Speed Specification Release

| Device | Speed Grade Designations | | | |
|----------|--------------------------|----------------|------|----------------|
| | 1.0V | | 0.9V | |
| | -3 | -2/-2L | -1 | -2L |
| XC7K70T | | ISE 14.2 v1.06 | | ISE 14.3 v1.06 |
| XC7K160T | | ISE 14.2 v1.06 | | ISE 14.3 v1.06 |
| XC7K325T | | ISE 14.2 v1.06 | | ISE 14.3 v1.06 |
| XC7K355T | | ISE 14.2 v1.06 | | ISE 14.3 v1.06 |
| XC7K410T | | ISE 14.2 v1.06 | | ISE 14.3 v1.06 |
| XC7K420T | | ISE 14.2 v1.06 | | ISE 14.3 v1.06 |
| XC7K480T | | ISE 14.2 v1.06 | | ISE 14.3 v1.06 |

Performance Characteristics

This section provides the performance characteristics of some common functions and designs implemented in Kintex-7 devices. The numbers reported here are worst-case values; they have all been fully characterized. These values are subject to the same guidelines as the [AC Switching Characteristics, page 11](#). In each table, the I/O bank type is either High Performance (HP) or High Range (HR).

Table 16: Networking Applications Interface Performances

| Description | I/O Bank Type | Speed Grade | | | | Units | |
|--|---------------|-------------|--------|------|------|-------|--|
| | | 1.0V | | 0.9V | | | |
| | | -3 | -2/-2L | -1 | -2L | | |
| SDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 8) | HR | 710 | 710 | 625 | 625 | Mb/s | |
| | HP | 710 | 710 | 625 | 625 | Mb/s | |
| DDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 14) | HR | 1250 | 1250 | 950 | 950 | Mb/s | |
| | HP | 1600 | 1400 | 1250 | 1250 | Mb/s | |
| SDR LVDS receiver (SFI-4.1) ⁽¹⁾ | HR | 710 | 710 | 625 | 625 | Mb/s | |
| | HP | 710 | 710 | 625 | 625 | Mb/s | |
| DDR LVDS receiver (SPI-4.2) ⁽¹⁾ | HR | 1250 | 1250 | 950 | 950 | Mb/s | |
| | HP | 1600 | 1400 | 1250 | 1250 | Mb/s | |

Notes:

- LVDS receivers are typically bounded with certain applications where specific dynamic phase-alignment (DPA) algorithms dominate deterministic performance.

Table 18: Maximum Physical Interface (PHY) Rate for Memory Interfaces (FBG Packages)⁽¹⁾⁽²⁾

| Memory Standard | I/O Bank Type | V _{CCAUX_IO} ⁽³⁾ | Speed Grade | | | | Units |
|-------------------------------|---------------|--------------------------------------|-------------|--------|------|-----|-------|
| | | | 1.0V | | 0.9V | | |
| | | | -3 | -2/-2L | -1 | -2L | |
| 4:1 Memory Controllers | | | | | | | |
| DDR3 | HP | N/A | 1333 | 1066 | 800 | 800 | Mb/s |
| | HR | N/A | 1066 | 800 | 800 | 800 | Mb/s |
| DDR3L | HP | N/A | 1066 | 800 | 667 | 667 | Mb/s |
| | HR | N/A | 800 | 800 | 667 | 667 | Mb/s |
| DDR2 | HP | N/A | 800 | 800 | 800 | 800 | Mb/s |
| | HR | N/A | 800 | 667 | 667 | 667 | Mb/s |
| RLDRAM III ⁽⁴⁾ | HP | N/A | 550 | 500 | 450 | 450 | MHz |
| | HR | N/A | | | N/A | | |
| 2:1 Memory Controllers | | | | | | | |
| DDR3 | HP | N/A | 1066 | 1066 | 800 | 800 | Mb/s |
| | HR | N/A | 1066 | 800 | 800 | 800 | Mb/s |
| DDR3L | HP | N/A | 1066 | 800 | 667 | 667 | Mb/s |
| | HR | N/A | 800 | 800 | 667 | 667 | Mb/s |
| DDR2 | HP | N/A | 800 | 800 | 800 | 800 | Mb/s |
| | HR | N/A | 800 | 667 | 667 | 667 | Mb/s |
| QDR II+ ⁽⁵⁾ | HP | N/A | 550 | 500 | 450 | 450 | MHz |
| | HR | N/A | 450 | 400 | 350 | 350 | MHz |
| RLDRAM II | HP | N/A | 533 | 500 | 450 | 450 | MHz |
| | HR | N/A | | | | | |
| LPDDR2 ⁽⁴⁾ | HP | N/A | 667 | 667 | 667 | 667 | Mb/s |
| | HR | N/A | 667 | 667 | 533 | 533 | Mb/s |

Notes:

1. V_{REF} tracking is required. For more information, see [UG586, 7 Series FPGAs Memory Interface Solutions User Guide](#).
2. When using the internal V_{REF} the maximum data rate is 800 Mb/s (400 MHz).
3. FBG packages do not have separate V_{CCAUX_IO} supply pins to adjust the pre-driver voltage of the HP I/O banks.
4. RLDRAM III (BL = 4, BL = 8) and LPDDR2 specifications have not been validated with memory IP.
5. The maximum QDRII+ performance specifications are for burst-length 4 (BL = 4) implementations. Burst length 2 (BL = 2) implementations are limited to 333 MHz for all speed grades and I/O bank types.

Table 27: IO_FIFO Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units |
|--|------------------------|-------------|------------|------------|------------|-------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| IO_FIFO Clock to Out Delays | | | | | | |
| T _{OFFCKO_DO} | RDCLK to Q outputs | 0.51 | 0.56 | 0.63 | 0.81 | ns |
| T _{CKO_FLAGS} | Clock to IO_FIFO Flags | 0.59 | 0.62 | 0.81 | 0.77 | ns |
| Setup/Hold | | | | | | |
| T _{CCK_D/T_{CKC_D}} | D inputs to WRCLK | 0.43/-0.01 | 0.47/-0.01 | 0.53/-0.01 | 0.76/-0.05 | ns |
| T _{IFFCCK_WREN/T_{IFFCKC_WREN}} | WREN to WRCLK | 0.39/-0.01 | 0.43/-0.01 | 0.50/-0.01 | 0.70/-0.05 | ns |
| T _{OFFCCK_RDEN/T_{OFFCKC_RDEN}} | RDEN to RDCLK | 0.49/0.01 | 0.53/0.02 | 0.61/0.02 | 0.79/-0.02 | ns |
| Minimum Pulse Width | | | | | | |
| T _{PWH_IO_FIFO} | RESET, RDCLK, WRCLK | 0.81 | 0.92 | 1.08 | 1.29 | ns |
| T _{PWL_IO_FIFO} | RESET, RDCLK, WRCLK | 0.81 | 0.92 | 1.08 | 1.29 | ns |
| Maximum Frequency | | | | | | |
| F _{MAX} | RDCLK and WRCLK | 533.05 | 470.37 | 400.00 | 333.33 | MHz |

CLB Distributed RAM Switching Characteristics (SLICEM Only)

Table 29: CLB Distributed RAM Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units |
|--|--|-------------|-----------|-----------|-----------|---------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| Sequential Delays | | | | | | |
| T _{SHCKO} | Clock to A – B outputs | 0.68 | 0.70 | 0.85 | 1.08 | ns, Max |
| T _{SHCKO_1} | Clock to AMUX – BMUX outputs | 0.91 | 0.95 | 1.15 | 1.44 | ns, Max |
| Setup and Hold Times Before/After Clock CLK | | | | | | |
| T _{DS_LRAM} /T _{DH_LRAM} | A – D inputs to CLK | 0.45/0.23 | 0.45/0.24 | 0.54/0.27 | 0.69/0.33 | ns, Min |
| T _{AS_LRAM} /T _{AH_LRAM} | Address An inputs to clock | 0.13/0.50 | 0.14/0.50 | 0.17/0.58 | 0.21/0.63 | ns, Min |
| | Address An inputs through MUXs and/or carry logic to clock | 0.40/0.16 | 0.42/0.17 | 0.52/0.23 | 0.63/0.23 | ns, Min |
| T _{WS_LRAM} /T _{WH_LRAM} | WE input to clock | 0.29/0.09 | 0.30/0.09 | 0.36/0.09 | 0.46/0.10 | ns, Min |
| T _{CECK_LRAM} / T _{CKCE_LRAM} | CE input to CLK | 0.29/0.09 | 0.30/0.09 | 0.37/0.09 | 0.47/0.10 | ns, Min |
| Clock CLK | | | | | | |
| T _{MPW} | Minimum pulse width | 0.68 | 0.77 | 0.91 | 1.11 | ns, Min |
| T _{MCP} | Minimum clock period | 1.35 | 1.54 | 1.82 | 2.22 | ns, Min |

Notes:

1. A Zero "0" Hold Time listing indicates no hold time or a negative hold time.
2. T_{SHCKO} also represents the CLK to XMUX output. Refer to TRACE report for the CLK to XMUX path.

CLB Shift Register Switching Characteristics (SLICEM Only)

Table 30: CLB Shift Register Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units |
|--|-------------------------------------|-------------|-----------|-----------|-----------|---------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| Sequential Delays | | | | | | |
| T _{REG} | Clock to A – D outputs | 0.96 | 0.98 | 1.20 | 1.35 | ns, Max |
| T _{REG_MUX} | Clock to AMUX – DMUX output | 1.19 | 1.23 | 1.50 | 1.72 | ns, Max |
| T _{REG_M31} | Clock to DMUX output via M31 output | 0.89 | 0.91 | 1.10 | 1.25 | ns, Max |
| Setup and Hold Times Before/After Clock CLK | | | | | | |
| T _{WS_SHFREG} / T _{WH_SHFREG} | WE input | 0.26/0.09 | 0.27/0.09 | 0.33/0.09 | 0.41/0.10 | ns, Min |
| T _{CECK_SHFREG} / T _{CKCE_SHFREG} | CE input to CLK | 0.27/0.09 | 0.28/0.09 | 0.33/0.09 | 0.42/0.10 | ns, Min |
| T _{DS_SHFREG} / T _{DH_SHFREG} | A – D inputs to CLK | 0.28/0.26 | 0.28/0.26 | 0.33/0.30 | 0.41/0.36 | ns, Min |
| Clock CLK | | | | | | |
| T _{MPW_SHFREG} | Minimum pulse width | 0.55 | 0.65 | 0.78 | 0.91 | ns, Min |

Notes:

1. A Zero "0" Hold Time listing indicates no hold time or a negative hold time.

Table 32: DSP48E1 Switching Characteristics (Cont'd)

| Symbol | Description | Speed Grade | | | | Units |
|--|---|---------------|---------------|---------------|---------------|-------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| Setup and Hold Times of the RST Pins | | | | | | |
| $T_{DSPDCK_RSTA; RSTB_AREG; BREG}/T_{DSPCKD_RSTA; RSTB_AREG; BREG}$ | {RSTA, RSTB} input to {A, B} register CLK | 0.34/ 0.10 | 0.39/ 0.11 | 0.47/ 0.13 | 0.53/ 0.34 | ns |
| $T_{DSPDCK_RSTC_CREG}/T_{DSPCKD_RSTC_CREG}$ | RSTC input to C register CLK | 0.06/ 0.22 | 0.07/ 0.24 | 0.08/ 0.26 | 0.08/ 0.31 | ns |
| $T_{DSPDCK_RSTD_DREG}/T_{DSPCKD_RSTD_DREG}$ | RSTD input to D register CLK | 0.37/ 0.06 | 0.42/ 0.06 | 0.50/ 0.07 | 0.57/ 0.07 | ns |
| $T_{DSPDCK_RSTM_MREG}/T_{DSPCKD_RSTM_MREG}$ | RSTM input to M register CLK | 0.18/ 0.18 | 0.20/ 0.21 | 0.23/ 0.24 | 0.24/ 0.29 | ns |
| $T_{DSPDCK_RSTP_PREG}/T_{DSPCKD_RSTP_PREG}$ | RSTP input to P register CLK | 0.24/ 0.01 | 0.26/ 0.01 | 0.30/ 0.01 | 0.37/ 0.00 | ns |
| Combinatorial Delays from Input Pins to Output Pins | | | | | | |
| $T_{DSPDO_A_CARRYOUT_MULT}$ | A input to CARRYOUT output using multiplier | 3.21 | 3.69 | 4.39 | 5.60 | ns |
| $T_{DSPDO_D_P_MULT}$ | D input to P output using multiplier | 3.15 | 3.61 | 4.30 | 5.44 | ns |
| $T_{DSPDO_A_P}$ | A input to P output not using multiplier | 1.30 | 1.48 | 1.76 | 2.10 | ns |
| $T_{DSPDO_C_P}$ | C input to P output | 1.13 | 1.30 | 1.55 | 1.84 | ns |
| Combinatorial Delays from Input Pins to Cascading Output Pins | | | | | | |
| $T_{DSPDO_A; B_{ACOUT; BCOUT}}$ | {A, B} input to {ACOUT, BCOUT} output | 0.47 | 0.53 | 0.63 | 0.75 | ns |
| $T_{DSPDO_A, B_CARRYCASOUT_MULT}$ | {A, B} input to CARRYCASOUT output using multiplier | 3.44 | 3.94 | 4.69 | 5.96 | ns |
| $T_{DSPDO_D_CARRYCASOUT_MULT}$ | D input to CARRYCASOUT output using multiplier | 3.36 | 3.85 | 4.58 | 5.77 | ns |
| $T_{DSPDO_A, B_CARRYCASOUT}$ | {A, B} input to CARRYCASOUT output not using multiplier | 1.50 | 1.72 | 2.04 | 2.44 | ns |
| $T_{DSPDO_C_CARRYCASOUT}$ | C input to CARRYCASOUT output | 1.34 | 1.53 | 1.83 | 2.18 | ns |
| Combinatorial Delays from Cascading Input Pins to All Output Pins | | | | | | |
| $T_{DSPDO_ACIN_P_MULT}$ | ACIN input to P output using multiplier | 3.09 | 3.55 | 4.24 | 5.42 | ns |
| $T_{DSPDO_ACIN_P}$ | ACIN input to P output not using multiplier | 1.16 | 1.33 | 1.59 | 2.07 | ns |
| $T_{DSPDO_ACIN_ACOUT}$ | ACIN input to ACOUT output | 0.32 | 0.37 | 0.45 | 0.53 | ns |
| $T_{DSPDO_ACIN_CARRYCASOUT_MULT}$ | ACIN input to CARRYCASOUT output using multiplier | 3.30 | 3.79 | 4.52 | 5.76 | ns |
| $T_{DSPDO_ACIN_CARRYCASOUT}$ | ACIN input to CARRYCASOUT output not using multiplier | 1.37 | 1.57 | 1.87 | 2.40 | ns |
| $T_{DSPDO_PCIN_P}$ | PCIN input to P output | 0.94 | 1.08 | 1.29 | 1.54 | ns |
| $T_{DSPDO_PCIN_CARRYCASOUT}$ | PCIN input to CARRYCASOUT output | 1.15 | 1.32 | 1.57 | 1.88 | ns |
| Clock to Outs from Output Register Clock to Output Pins | | | | | | |
| $T_{DSPCKO_P_PREG}$ | CLK PREG to P output | 0.33 | 0.35 | 0.39 | 0.45 | ns |
| $T_{DSPCKO_CARRYCASOUT_PREG}$ | CLK PREG to CARRYCASOUT output | 0.44 | 0.50 | 0.59 | 0.71 | ns |

Clock Buffers and Networks

Table 33: Global Clock Switching Characteristics (Including BUFGCTRL)

| Symbol | Description | Speed Grade | | | | Units |
|--------------------------------------|--------------------------------|-------------|-----------|-----------|-----------|-------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| T_BCCCK_CE/T_BCCKC_CE ⁽¹⁾ | CE pins Setup/Hold | 0.12/0.30 | 0.14/0.38 | 0.26/0.38 | 0.23/0.40 | ns |
| T_BCCCK_S/T_BCCKC_S ⁽¹⁾ | S pins Setup/Hold | 0.12/0.30 | 0.14/0.38 | 0.26/0.38 | 0.23/0.40 | ns |
| T_BGCKO_O ⁽²⁾ | BUFGCTRL delay from I0/I1 to O | 0.08 | 0.10 | 0.12 | 0.10 | ns |
| Maximum Frequency | | | | | | |
| F _{MAX_BUFG} | Global clock tree (BUFG) | 741.00 | 710.00 | 625.00 | 560.00 | MHz |

Notes:

1. T_{BCCCK_CE} and T_{BCCKC_CE} must be satisfied to assure glitch-free operation of the global clock when switching between clocks. These parameters do not apply to the BUFGMUX primitive that assures glitch-free operation. The other global clock setup and hold times are optional; only needing to be satisfied if device operation requires simulation matches on a cycle-for-cycle basis when switching between clocks.
2. T_{BGCKO_O} (BUFG delay from I0 to O) values are the same as T_{BCCKO_O} values.

Table 34: Input/Output Clock Switching Characteristics (BUFIO)

| Symbol | Description | Speed Grade | | | | Units |
|--------------------------|--------------------------------|-------------|--------|--------|--------|-------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| T_BLOCKO_O | Clock to out delay from I to O | 1.04 | 1.14 | 1.32 | 1.48 | ns |
| Maximum Frequency | | | | | | |
| F _{MAX_BUFIO} | I/O clock tree (BUFIO) | 800.00 | 800.00 | 710.00 | 710.00 | MHz |

Table 35: Regional Clock Buffer Switching Characteristics (BUFR)

| Symbol | Description | Speed Grade | | | | Units |
|--------------------------------------|---|-------------|--------|--------|--------|-------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| T_BRCKO_O | Clock to out delay from I to O | 0.60 | 0.65 | 0.77 | 1.06 | ns |
| T_BRCKO_O_BYP | Clock to out delay from I to O with Divide Bypass attribute set | 0.30 | 0.32 | 0.38 | 0.57 | ns |
| T_BRDO_O | Propagation delay from CLR to O | 0.71 | 0.75 | 0.96 | 0.93 | ns |
| Maximum Frequency | | | | | | |
| F _{MAX_BUFR} ⁽¹⁾ | Regional clock tree (BUFR) | 600.00 | 540.00 | 450.00 | 450.00 | MHz |

Notes:

1. The maximum input frequency to the BUFR is the BUFIO F_{MAX} frequency.

Table 36: Horizontal Clock Buffer Switching Characteristics (BUFH)

| Symbol | Description | Speed Grade | | | | Units |
|--|--------------------------------|-------------|-----------|-----------|-----------|-------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| T _{BHCKO_O} | BUFH delay from I to O | 0.10 | 0.11 | 0.13 | 0.12 | ns |
| T _{BHCKC_CE} /T _{BHCKC_CE} | CE pin Setup and Hold | 0.20/0.16 | 0.23/0.20 | 0.38/0.21 | 0.28/0.09 | ns |
| Maximum Frequency | | | | | | |
| F _{MAX_BUHF} | Horizontal clock buffer (BUFH) | 741.00 | 710.00 | 625.00 | 560.00 | MHz |

Table 37: Duty Cycle Distortion and Clock-Tree Skew

| Symbol | Description | Device | Speed Grade | | | | Units |
|------------------------|--|----------|-------------|--------|------|------|-------|
| | | | 1.0V | | 0.9V | | |
| | | | -3 | -2/-2L | -1 | -2L | |
| T _{DCD_CLK} | Global Clock Tree Duty Cycle Distortion ⁽¹⁾ | All | 0.20 | 0.20 | 0.20 | 0.25 | ns |
| T _{CKSKEW} | Global Clock Tree Skew ⁽²⁾ | XC7K70T | 0.29 | 0.40 | 0.40 | 0.47 | ns |
| | | XC7K160T | 0.42 | 0.53 | 0.57 | 0.59 | ns |
| | | XC7K325T | 0.59 | 0.74 | 0.79 | 0.91 | ns |
| | | XC7K355T | 0.45 | 0.57 | 0.59 | 0.69 | ns |
| | | XC7K410T | 0.60 | 0.74 | 0.79 | 0.91 | ns |
| | | XC7K420T | 0.60 | 0.74 | 0.79 | 0.91 | ns |
| | | XC7K480T | 0.60 | 0.74 | 0.79 | 0.91 | ns |
| T _{DCD_BUFIO} | I/O clock tree duty cycle distortion | All | 0.12 | 0.12 | 0.12 | 0.12 | ns |
| T _{BUFIOSKEW} | I/O clock tree skew across one clock region | All | 0.02 | 0.02 | 0.02 | 0.03 | ns |
| T _{DCD_BUFR} | Regional clock tree duty cycle distortion | All | 0.15 | 0.15 | 0.15 | 0.15 | ns |

Notes:

1. These parameters represent the worst-case duty cycle distortion observable at the I/O flip flops. For all I/O standards, IBIS can be used to calculate any additional duty cycle distortion that might be caused by asymmetrical rise/fall times.
2. The T_{CKSKEW} value represents the worst-case clock-tree skew observable between sequential I/O elements. Significantly less clock-tree skew exists for I/O registers that are close to each other and fed by the same or adjacent clock-tree branches. Use the Xilinx Timing Analyzer tools to evaluate clock skew specific to your application.

Table 42: Clock-Capable Clock Input to Output Delay With MMCM

| Symbol | Description | Device | Speed Grade | | | | Units |
|---|---|----------|-------------|--------|------|------|-------|
| | | | 1.0V | | 0.9V | | |
| | | | -3 | -2/-2L | -1 | -2L | |
| SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>with MMCM</i> . | | | | | | | |
| TICKOFMMCMCC | Clock-capable clock input and OUTFF <i>with MMCM</i> | XC7K70T | 0.95 | 0.95 | 0.95 | 1.74 | ns |
| | | XC7K160T | 0.96 | 0.96 | 0.96 | 1.78 | ns |
| | | XC7K325T | 1.00 | 1.00 | 1.00 | 1.82 | ns |
| | | XC7K355T | 1.00 | 1.00 | 1.00 | 1.78 | ns |
| | | XC7K410T | 1.00 | 1.00 | 1.00 | 1.82 | ns |
| | | XC7K420T | 1.07 | 1.07 | 1.07 | 1.82 | ns |
| | | XC7K480T | 1.07 | 1.07 | 1.07 | 1.82 | ns |

Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. MMCM output jitter is already included in the timing calculation.

Table 43: Clock-Capable Clock Input to Output Delay With PLL

| Symbol | Description | Device | Speed Grade | | | | Units |
|--|--|----------|-------------|--------|------|------|-------|
| | | | 1.0V | | 0.9V | | |
| | | | -3 | -2/-2L | -1 | -2L | |
| SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>with PLL</i> . | | | | | | | |
| TICKOFPLLCC | Clock-capable clock input and OUTFF <i>with PLL</i> | XC7K70T | 0.84 | 0.84 | 0.84 | 1.45 | ns |
| | | XC7K160T | 0.89 | 0.89 | 0.89 | 1.54 | ns |
| | | XC7K325T | 0.89 | 0.89 | 0.89 | 1.54 | ns |
| | | XC7K355T | 0.89 | 0.89 | 0.89 | 1.50 | ns |
| | | XC7K410T | 0.89 | 0.89 | 0.89 | 1.54 | ns |
| | | XC7K420T | 0.96 | 0.96 | 0.96 | 1.54 | ns |
| | | XC7K480T | 0.96 | 0.96 | 0.96 | 1.54 | ns |

Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. PLL output jitter is already included in the timing calculation.

Table 44: Pin-to-Pin, Clock-to-Out using BUFI0

| Symbol | Description | Speed Grade | | | | Units |
|--|--|-------------|--------|------|------|-------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>with BUFI0</i> . | | | | | | |
| TICKOFC0 | Clock-to-Out of I/O clock for HR I/O banks | 4.93 | 5.52 | 6.20 | 6.97 | ns |
| | Clock-to-Out of I/O clock for HP I/O banks | 4.85 | 5.44 | 6.11 | 6.90 | ns |

Additional Package Parameter Guidelines

The parameters in this section provide the necessary values for calculating timing budgets for Kintex-7 FPGA clock transmitter and receiver data-valid windows.

Table 50: Package Skew

| Symbol | Description | Device | Package | Value | Units |
|---------------|-----------------------------|----------|---------|-------|-------|
| $T_{PKGSKEW}$ | Package Skew ⁽¹⁾ | XC7K70T | FBG484 | 108 | ps |
| | | | FBG676 | 135 | ps |
| | | XC7K160T | FBG484 | 118 | ps |
| | | | FBG676 | 136 | ps |
| | | | FFG676 | 161 | ps |
| | | XC7K325T | FBG676 | 146 | ps |
| | | | FFG676 | 154 | ps |
| | | | FBG900 | 163 | ps |
| | | | FFG900 | 161 | ps |
| | | XC7K355T | FFG901 | 149 | ps |
| | | XC7K410T | FBG676 | 165 | ps |
| | | | FFG676 | 168 | ps |
| | | | FBG900 | 151 | ps |
| | | | FFG900 | 146 | ps |
| | | XC7K420T | FFG901 | 149 | ps |
| | | | FFG1156 | 145 | ps |
| | | XC7K480T | FFG901 | 149 | ps |
| | | | FFG1156 | 145 | ps |

Notes:

1. These values represent the worst-case skew between any two SelectIO resources in the package: shortest delay to longest delay from die pad to ball.
2. Package delay information is available for these device/package combinations. This information can be used to deskew the package.

GTX Transceiver Specifications

GTX Transceiver DC Input and Output Levels

Table 51 summarizes the DC output specifications of the GTX transceivers in Kintex-7 FPGAs. Consult [UG476: 7 Series FPGAs GTX/GTH Transceiver User Guide](#) for further details.

Table 51: GTX Transceiver DC Specifications

| Symbol | DC Parameter | Conditions | Min | Typ | Max | Units |
|----------------------|---|--|------------------------------|-------------------|---------------|-------|
| DV _{PPOUT} | Differential peak-to-peak output voltage ⁽¹⁾ | Transmitter output swing is set to maximum setting | – | – | 1000 | mV |
| V _{CMOUTDC} | DC common mode output voltage. | Equation based | $V_{MGTAVTT} - DV_{PPOUT}/4$ | | mV | |
| R _{OUT} | Differential output resistance | | – | 100 | – | Ω |
| T _{OSKEW} | Transmitter output pair (TXP and TXN) intra-pair skew | | – | 2 | 12 | ps |
| DV _{PPIN} | Differential peak-to-peak input voltage (external AC coupled) | >10.3125 Gb/s | 150 | – | 1250 | mV |
| | | 6.6 Gb/s to 10.3125 Gb/s | 150 | – | 1250 | mV |
| | | ≤ 6.6 Gb/s | 150 | – | 2000 | mV |
| V _{IN} | Absolute input voltage | DC coupled $V_{MGTAVTT} = 1.2V$ | -200 | – | $V_{MGTAVTT}$ | mV |
| V _{CMIN} | Common mode input voltage | DC coupled $V_{MGTAVTT} = 1.2V$ | – | 2/3 $V_{MGTAVTT}$ | – | mV |
| R _{IN} | Differential input resistance | | – | 100 | – | Ω |
| C _{EXT} | Recommended external AC coupling capacitor ⁽²⁾ | | – | 100 | – | nF |

Notes:

1. The output swing and preemphasis levels are programmable using the attributes discussed in [UG476: 7 Series FPGAs GTX/GTH Transceiver User Guide](#) and can result in values lower than reported in this table.
2. Other values can be used as appropriate to conform to specific protocols and standards.




Figure 1: Single-Ended Peak-to-Peak Voltage




Figure 2: Differential Peak-to-Peak Voltage

Table 52 summarizes the DC specifications of the clock input of the GTX transceiver. Consult [UG476: 7 Series FPGAs GTX/GTH Transceiver User Guide](#) for further details.

Table 52: GTX Transceiver Clock DC Input Level Specification

| Symbol | DC Parameter | Min | Typ | Max | Units |
|--------------------|---|-----|-----|------|-------|
| V _{IDIFF} | Differential peak-to-peak input voltage | 250 | — | 2000 | mV |
| R _{IN} | Differential input resistance | — | 100 | — | Ω |
| C _{EXT} | Required external AC coupling capacitor | — | 100 | — | nF |

GTX Transceiver Switching Characteristics

Consult [UG476: 7 Series FPGAs GTX/GTH Transceiver User Guide](#) for further information.

Table 53: GTX Transceiver Performance

| Symbol | Description | Output Divider | Speed Grade | | | | | | | | Units | |
|------------------------------------|--|----------------|----------------|----------|-------------------|----------|-------------------|----------|--------------------|-------|-------|--|
| | | | 1.0V | | | | 0.9V | | | | | |
| | | | -3 | | -2/-2L | | -1 ⁽¹⁾ | | -2L ⁽²⁾ | | | |
| | | | Package Type | | | | | | | | | |
| | | | FF | FB | FF | FB | FF | FB | FF | FB | | |
| F _{GTXMAX} ⁽³⁾ | Maximum GTX transceiver data rate | | 12.5 | 6.6 | 10.3125 | 6.6 | 8.0 | 6.6 | 6.6 | 6.6 | Gb/s | |
| F _{GTXMIN} ⁽³⁾ | Minimum GTX transceiver data rate | | 0.500 | 0.500 | 0.500 | 0.500 | 0.500 | 0.500 | 0.500 | 0.500 | Gb/s | |
| F _{GTXCRANGE} | CPLL line rate range | 1 | 3.2–6.6 | | | | | | | | Gb/s | |
| | | 2 | 1.6–3.3 | | | | | | | | Gb/s | |
| | | 4 | 0.8–1.65 | | | | | | | | Gb/s | |
| | | 8 | 0.5–0.825 | | | | | | | | Gb/s | |
| | | 16 | N/A | | | | | | | | Gb/s | |
| F _{GTXQRANGE1} | QPLL line rate range 1 | 1 | 5.93–8.0 | 5.93–6.6 | 5.93–8.0 | 5.93–6.6 | 5.93–8.0 | 5.93–6.6 | 5.93–6.6 | | Gb/s | |
| | | 2 | 2.965–4.0 | | 2.965–4.0 | | 2.965–4.0 | | 2.965–3.3 | | Gb/s | |
| | | 4 | 1.4825–2.0 | | 1.4825–2.0 | | 1.4825–2.0 | | 1.4825–1.65 | | Gb/s | |
| | | 8 | 0.74125–1.0 | | 0.74125–1.0 | | 0.74125–1.0 | | 0.74125–0.825 | | Gb/s | |
| | | 16 | N/A | | N/A | | N/A | | N/A | | Gb/s | |
| F _{GTXQRANGE2} | QPLL line rate range 2 ⁽⁴⁾ | 1 | 9.8–12.5 | N/A | 9.8–10.3125 | N/A | N/A | | N/A | | Gb/s | |
| | | 2 | 4.9–6.25 | | 4.9–5.15625 | | N/A | | N/A | | Gb/s | |
| | | 4 | 2.45–3.125 | | 2.45–2.578125 | | N/A | | N/A | | Gb/s | |
| | | 8 | 1.225–1.5625 | | 1.225–1.2890625 | | N/A | | N/A | | Gb/s | |
| | | 16 | 0.6125–0.78125 | | 0.6125–0.64453125 | | N/A | | N/A | | Gb/s | |
| F _{GCPLLRANGE} | GTX transceiver CPLL frequency range | | 1.6–3.3 | | 1.6–3.3 | | 1.6–3.3 | | 1.6–3.3 | | GHz | |
| F _{GQPLLRANGE1} | GTX transceiver QPLL frequency range 1 | | 5.93–8.0 | | 5.93–8.0 | | 5.93–8.0 | | 5.93–6.6 | | GHz | |

Table 58: GTX Transceiver Transmitter Switching Characteristics (Cont'd)

| Symbol | Description | Condition | Min | Typ | Max | Units |
|------------------------|--|--------------------------|-----|-----|------|-------|
| TJ _{10.3125} | Total Jitter ⁽²⁾⁽⁴⁾ | 10.3125 Gb/s | — | — | 0.28 | UI |
| DJ _{10.3125} | Deterministic Jitter ⁽²⁾⁽⁴⁾ | | — | — | 0.17 | UI |
| TJ _{9.953} | Total Jitter ⁽²⁾⁽⁴⁾ | 9.953 Gb/s | — | — | 0.28 | UI |
| DJ _{9.953} | Deterministic Jitter ⁽²⁾⁽⁴⁾ | | — | — | 0.17 | UI |
| TJ _{9.8} | Total Jitter ⁽²⁾⁽⁴⁾ | 9.8 Gb/s | — | — | 0.28 | UI |
| DJ _{9.8} | Deterministic Jitter ⁽²⁾⁽⁴⁾ | | — | — | 0.17 | UI |
| TJ _{8.0} | Total Jitter ⁽²⁾⁽⁴⁾ | 8.0 Gb/s | — | — | 0.30 | UI |
| DJ _{8.0} | Deterministic Jitter ⁽²⁾⁽⁴⁾ | | — | — | 0.15 | UI |
| TJ _{6.6_QPLL} | Total Jitter ⁽²⁾⁽⁴⁾ | 6.6 Gb/s | — | — | 0.28 | UI |
| DJ _{6.6_QPLL} | Deterministic Jitter ⁽²⁾⁽⁴⁾ | | — | — | 0.17 | UI |
| TJ _{6.6_CPLL} | Total Jitter ⁽³⁾⁽⁴⁾ | 6.6 Gb/s | — | — | 0.30 | UI |
| DJ _{6.6_CPLL} | Deterministic Jitter ⁽³⁾⁽⁴⁾ | | — | — | 0.15 | UI |
| TJ _{5.0} | Total Jitter ⁽³⁾⁽⁴⁾ | 5.0 Gb/s | — | — | 0.30 | UI |
| DJ _{5.0} | Deterministic Jitter ⁽³⁾⁽⁴⁾ | | — | — | 0.15 | UI |
| TJ _{4.25} | Total Jitter ⁽³⁾⁽⁴⁾ | 4.25 Gb/s | — | — | 0.30 | UI |
| DJ _{4.25} | Deterministic Jitter ⁽³⁾⁽⁴⁾ | | — | — | 0.15 | UI |
| TJ _{3.75} | Total Jitter ⁽³⁾⁽⁴⁾ | 3.75 Gb/s | — | — | 0.30 | UI |
| DJ _{3.75} | Deterministic Jitter ⁽³⁾⁽⁴⁾ | | — | — | 0.15 | UI |
| TJ _{3.2} | Total Jitter ⁽³⁾⁽⁴⁾ | 3.20 Gb/s ⁽⁵⁾ | — | — | 0.2 | UI |
| DJ _{3.2} | Deterministic Jitter ⁽³⁾⁽⁴⁾ | | — | — | 0.1 | UI |
| TJ _{3.2L} | Total Jitter ⁽³⁾⁽⁴⁾ | 3.20 Gb/s ⁽⁶⁾ | — | — | 0.32 | UI |
| DJ _{3.2L} | Deterministic Jitter ⁽³⁾⁽⁴⁾ | | — | — | 0.16 | UI |
| TJ _{2.5} | Total Jitter ⁽³⁾⁽⁴⁾ | 2.5 Gb/s ⁽⁷⁾ | — | — | 0.20 | UI |
| DJ _{2.5} | Deterministic Jitter ⁽³⁾⁽⁴⁾ | | — | — | 0.08 | UI |
| TJ _{1.25} | Total Jitter ⁽³⁾⁽⁴⁾ | 1.25 Gb/s ⁽⁸⁾ | — | — | 0.15 | UI |
| DJ _{1.25} | Deterministic Jitter ⁽³⁾⁽⁴⁾ | | — | — | 0.06 | UI |
| TJ ₅₀₀ | Total Jitter ⁽³⁾⁽⁴⁾ | 500 Mb/s | — | — | 0.1 | UI |
| DJ ₅₀₀ | Deterministic Jitter ⁽³⁾⁽⁴⁾ | | — | — | 0.03 | UI |

Notes:

1. Using same REFCLK input with TX phase alignment enabled for up to 12 consecutive transmitters (three fully populated GTX Quads).
2. Using QPLL_FBDIV = 40, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
3. Using CPLL_FBDIV = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
4. All jitter values are based on a bit-error ratio of $1e^{-12}$.
5. CPLL frequency at 3.2 GHz and TXOUT_DIV = 2.
6. CPLL frequency at 1.6 GHz and TXOUT_DIV = 1.
7. CPLL frequency at 2.5 GHz and TXOUT_DIV = 2.
8. CPLL frequency at 2.5 GHz and TXOUT_DIV = 4.

Table 59: GTX Transceiver Receiver Switching Characteristics

| Symbol | Description | | Min | Typ | Max | Units |
|--|---|-------------------------------------|-------|-----|--------------|-------|
| F_{GTXRX} | Serial data rate | RX oversampler not enabled | 0.500 | — | F_{GTXMAX} | Gb/s |
| $T_{RXELECIDLE}$ | Time for RXELECIDLE to respond to loss or restoration of data | | — | 10 | — | ns |
| RX_{OOBVDP} | OOB detect threshold peak-to-peak | | 60 | — | 150 | mV |
| RX_{SST} | Receiver spread-spectrum tracking ⁽¹⁾ | Modulated @ 33 KHz | -5000 | — | 0 | ppm |
| RX_{RL} | Run length (CID) | | — | — | 512 | UI |
| RX_{PPMTOL} | Data/REFCLK PPM offset tolerance | Bit rates ≤ 6.6 Gb/s | -1250 | — | 1250 | ppm |
| | | Bit rates > 6.6 Gb/s and ≤ 8.0 Gb/s | -700 | — | 700 | ppm |
| | | Bit rates > 8.0 Gb/s | -200 | — | 200 | ppm |
| SJ Jitter Tolerance⁽²⁾ | | | | | | |
| $JT_{SJ12.5}$ | Sinusoidal Jitter (QPLL) ⁽³⁾ | 12.5 Gb/s | 0.3 | — | — | UI |
| $JT_{SJ11.18}$ | Sinusoidal Jitter (QPLL) ⁽³⁾ | 11.18 Gb/s | 0.3 | — | — | UI |
| $JT_{SJ10.32}$ | Sinusoidal Jitter (QPLL) ⁽³⁾ | 10.32 Gb/s | 0.3 | — | — | UI |
| $JT_{SJ9.95}$ | Sinusoidal Jitter (QPLL) ⁽³⁾ | 9.95 Gb/s | 0.3 | — | — | UI |
| $JT_{SJ9.8}$ | Sinusoidal Jitter (QPLL) ⁽³⁾ | 9.8 Gb/s | 0.3 | — | — | UI |
| $JT_{SJ8.0}$ | Sinusoidal Jitter (QPLL) ⁽³⁾ | 8.0 Gb/s | 0.44 | — | — | UI |
| $JT_{SJ6.6_QPLL}$ | Sinusoidal Jitter (QPLL) ⁽³⁾ | 6.6 Gb/s | 0.48 | — | — | UI |
| $JT_{SJ6.6_CPLL}$ | Sinusoidal Jitter (CPLL) ⁽³⁾ | 6.6 Gb/s | 0.44 | — | — | UI |
| $JT_{SJ5.0}$ | Sinusoidal Jitter (CPLL) ⁽³⁾ | 5.0 Gb/s | 0.44 | — | — | UI |
| $JT_{SJ4.25}$ | Sinusoidal Jitter (CPLL) ⁽³⁾ | 4.25 Gb/s | 0.44 | — | — | UI |
| $JT_{SJ3.75}$ | Sinusoidal Jitter (CPLL) ⁽³⁾ | 3.75 Gb/s | 0.44 | — | — | UI |
| $JT_{SJ3.2}$ | Sinusoidal Jitter (CPLL) ⁽³⁾ | 3.2 Gb/s ⁽⁴⁾ | 0.45 | — | — | UI |
| $JT_{SJ3.2L}$ | Sinusoidal Jitter (CPLL) ⁽³⁾ | 3.2 Gb/s ⁽⁵⁾ | 0.45 | — | — | UI |
| $JT_{SJ2.5}$ | Sinusoidal Jitter (CPLL) ⁽³⁾ | 2.5 Gb/s ⁽⁶⁾ | 0.5 | — | — | UI |
| $JT_{SJ1.25}$ | Sinusoidal Jitter (CPLL) ⁽³⁾ | 1.25 Gb/s ⁽⁷⁾ | 0.5 | — | — | UI |
| JT_{SJ500} | Sinusoidal Jitter (CPLL) ⁽³⁾ | 500 Mb/s | 0.4 | — | — | UI |
| SJ Jitter Tolerance with Stressed Eye⁽²⁾ | | | | | | |
| $JT_{TJSE3.2}$ | Total Jitter with Stressed Eye ⁽⁸⁾ | 3.2 Gb/s | 0.70 | — | — | UI |
| $JT_{TJSE6.6}$ | | 6.6 Gb/s | 0.70 | — | — | UI |
| $JT_{SJSE3.2}$ | Sinusoidal Jitter with Stressed Eye ⁽⁸⁾ | 3.2 Gb/s | 0.1 | — | — | UI |
| $JT_{SJSE6.6}$ | | 6.6 Gb/s | 0.1 | — | — | UI |

Notes:

1. Using RXOUT_DIV = 1, 2, and 4.
2. All jitter values are based on a bit error ratio of $1e^{-12}$.
3. The frequency of the injected sinusoidal jitter is 10 MHz.
4. CPLL frequency at 3.2 GHz and RXOUT_DIV = 2.
5. CPLL frequency at 1.6 GHz and RXOUT_DIV = 1.
6. CPLL frequency at 2.5 GHz and RXOUT_DIV = 2.
7. CPLL frequency at 2.5 GHz and RXOUT_DIV = 4.
8. Composite jitter with RX and LPM or DFE mode.

Table 65: CPRI Protocol Characteristics

| Description | Line Rate (Mb/s) | Min | Max | Units |
|---|------------------|--------|--------|-------|
| CPRI Transmitter Jitter Generation | | | | |
| Total transmitter jitter | 614.4 | – | 0.35 | UI |
| | 1228.8 | – | 0.35 | UI |
| | 2457.6 | – | 0.35 | UI |
| | 3072.0 | – | 0.35 | UI |
| | 4915.2 | – | 0.3 | UI |
| | 6144.0 | – | 0.3 | UI |
| | 9830.4 | – | Note 1 | UI |
| CPRI Receiver Frequency Jitter Tolerance | | | | |
| Total receiver jitter tolerance | 614.4 | 0.65 | – | UI |
| | 1228.8 | 0.65 | – | UI |
| | 2457.6 | 0.65 | – | UI |
| | 3072.0 | 0.65 | – | UI |
| | 4915.2 | 0.95 | – | UI |
| | 6144.0 | 0.95 | – | UI |
| | 9830.4 | Note 1 | – | UI |

Notes:

- Tested per SFP+ specification, see [Table 64](#).

Integrated Interface Block for PCI Express Designs Switching Characteristics

More information and documentation on solutions for PCI Express designs can be found at:

<http://www.xilinx.com/technology/protocols/pciexpress.htm>

Table 66: Maximum Performance for PCI Express Designs

| Symbol | Description | Speed Grade | | | | Units |
|-----------|--------------------------------|-------------|--------|--------|--------|-------|
| | | 1.0V | | | 0.9V | |
| | | -3 | -2/-2L | -1 | -2L | |
| FPIPECLK | Pipe clock maximum frequency | 250.00 | 250.00 | 250.00 | 250.00 | MHz |
| FUSERCLK | User clock maximum frequency | 500.00 | 500.00 | 250.00 | 250.00 | MHz |
| FUSERCLK2 | User clock 2 maximum frequency | 250.00 | 250.00 | 250.00 | 250.00 | MHz |
| FRPCLK | DRP clock maximum frequency | 250.00 | 250.00 | 250.00 | 250.00 | MHz |

Table 67: XADC Specifications (Cont'd)

| Parameter | Symbol | Comments/Conditions | Min | Typ | Max | Units |
|-------------------------------------|-------------------|--|--------|------|--------|-------|
| XADC Reference⁽⁵⁾ | | | | | | |
| External Reference | V _{REFP} | Externally supplied reference voltage | 1.20 | 1.25 | 1.30 | V |
| On-Chip Reference | | Ground V _{REFP} pin to AGND, T _j = -40°C to 100°C | 1.2375 | 1.25 | 1.2625 | V |

Notes:

- Offset and gain errors are removed by enabling the XADC automatic gain calibration feature. The values are specified for when this feature is enabled.
- Only specified for new BitGen option XADCEnhancedLinearity = ON.
- See the ADC chapter in [UG480: 7 Series FPGAs XADC User Guide](#) for a detailed description.
- See the Timing chapter in [UG480: 7 Series FPGAs XADC User Guide](#) for a detailed description.
- Any variation in the reference voltage from the nominal V_{REFP} = 1.25V and V_{REFN} = 0V will result in a deviation from the ideal transfer function. This also impacts the accuracy of the internal sensor measurements (i.e., temperature and power supply). However, for external ratiometric type applications allowing reference to vary by ±4% is permitted. On-chip reference variation is ±1%.

Configuration Switching Characteristics

Table 68: Configuration Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units |
|---|---|-------------|--------|--------|-------|-------------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| Power-up Timing Characteristics | | | | | | |
| T _{PL} ⁽¹⁾ | Program latency | 5 | 5 | 5 | 5 | ms, Max |
| T _{POR} ⁽¹⁾ | Power-on reset (50 ms ramp rate time) | 10/50 | 10/50 | 10/50 | 10/50 | ms, Min/Max |
| | Power-on reset (1 ms ramp rate time) | 10/35 | 10/35 | 10/35 | 10/35 | ms, Min/Max |
| T _{PROGRAM} | Program pulse width | 250 | 250 | 250 | 250 | ns, Min |
| CCLK Output (Master Mode) | | | | | | |
| T _{ICCK} | Master CCLK output delay | 150 | 150 | 150 | 150 | ns, Min |
| T _{MCCKL} | Master CCLK clock Low time duty cycle | 40/60 | 40/60 | 40/60 | 40/60 | %, Min/Max |
| T _{MCCKH} | Master CCLK clock High time duty cycle | 40/60 | 40/60 | 40/60 | 40/60 | %, Min/Max |
| F _{MCCCK} | Master CCLK frequency | 100.00 | 100.00 | 100.00 | 70.00 | MHz, Max |
| | Master CCLK frequency for AES encrypted x16 | 50.00 | 50.00 | 50.00 | 35.00 | MHz, Max |
| F _{MCCK_START} | Master CCLK frequency at start of configuration | 3.00 | 3.00 | 3.00 | 3.00 | MHz, Typ |
| F _{MCCKTOL} | Frequency tolerance, master mode with respect to nominal CCLK | ±50 | ±50 | ±50 | ±50 | %, Max |
| CCLK Input (Slave Modes) | | | | | | |
| T _{SCCKL} | Slave CCLK clock minimum Low time | 2.50 | 2.50 | 2.50 | 2.50 | ns, Min |
| T _{SCCKH} | Slave CCLK clock minimum High time | 2.50 | 2.50 | 2.50 | 2.50 | ns, Min |
| F _{SCCK} | Slave CCLK frequency | 100.00 | 100.00 | 100.00 | 70.00 | MHz, Max |
| EMCCLK Input (Master Mode) | | | | | | |
| T _{EMCCKL} | External master CCLK Low time | 2.50 | 2.50 | 2.50 | 2.50 | ns, Min |
| T _{EMCCKH} | External master CCLK High time | 2.50 | 2.50 | 2.50 | 2.50 | ns, Min |
| F _{EMCCK} | External master CCLK frequency | 100.00 | 100.00 | 100.00 | 70.00 | MHz, Max |
| Internal Configuration Access Port | | | | | | |
| F _{ICAPCK} | Internal configuration access port (ICAPE2) | 100.00 | 100.00 | 100.00 | 70.00 | MHz, Max |

Notice of Disclaimer

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials, or to advise you of any corrections or update. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at <http://www.xilinx.com/warranty.htm>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: <http://www.xilinx.com/warranty.htm#critapps>.

AUTOMOTIVE APPLICATIONS DISCLAIMER

XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN SUCH APPLICATIONS.