



Welcome to [E-XFL.COM](#)

### **Understanding Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### **Details**

Product Status	Active
Number of LABs/CLBs	25475
Number of Logic Elements/Cells	326080
Total RAM Bits	16404480
Number of I/O	500
Number of Gates	-
Voltage - Supply	0.97V ~ 1.03V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	900-BBGA, FCBGA
Supplier Device Package	900-FCBGA (31x31)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/xilinx/xc7k325t-1fb900i">https://www.e-xfl.com/product-detail/xilinx/xc7k325t-1fb900i</a>

Table 1: Absolute Maximum Ratings (1) (Cont'd)

Symbol	Description	Min	Max	Units
I <sub>DCIN</sub>	DC input current for receiver input pins DC coupled V <sub>MGTAVTT</sub> = 1.2V	–	14	mA
I <sub>DCOUT</sub>	DC output current for transmitter pins DC coupled V <sub>MGTAVTT</sub> = 1.2V	–	14	mA
<b>XADC</b>				
V <sub>CCADC</sub>	XADC supply relative to GNDADC	–0.5	2.0	V
V <sub>REFP</sub>	XADC reference input relative to GNDADC	–0.5	2.0	V
<b>Temperature</b>				
T <sub>STG</sub>	Storage temperature (ambient)	–65	150	°C
T <sub>SOL</sub>	Maximum soldering temperature for Pb/Sn component bodies (6)	–	+220	°C
	Maximum soldering temperature for Pb-free component bodies (6)	–	+260	°C
T <sub>j</sub>	Maximum junction temperature(6)	–	+125	°C

**Notes:**

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.
- The lower absolute voltage specification always applies.
- For I/O operation, refer to [UG471: 7 Series FPGAs SelectIO Resources User Guide](#).
- The maximum limit applied to DC and AC signals.
- For maximum undershoot and overshoot AC specifications, see [Table 4](#) and [Table 5](#).
- For soldering guidelines and thermal considerations, see [UG475: 7 Series FPGA Packaging and Pinout Specification](#).

Table 2: Recommended Operating Conditions (1)

Symbol	Description	Min	Typ	Max	Units
<b>FPGA Logic</b>					
V <sub>CCINT</sub> <sup>(2)</sup>	Internal supply voltage	0.97	1.00	1.03	V
	For -2L (0.9V) devices: internal supply voltage	0.87	0.90	0.93	V
V <sub>CCBRAM</sub> <sup>(2)</sup>	Block RAM supply voltage	0.97	1.00	1.03	V
	For -2L (0.9V) devices: block RAM supply voltage	0.87	0.90	1.03	V
V <sub>CCAUX</sub>	Auxiliary supply voltage	1.71	1.80	1.89	V
V <sub>CCO</sub> <sup>(3)(4)</sup>	Supply voltage for 3.3V HR I/O banks	1.14	–	3.465	V
	Supply voltage for 1.8V HP I/O banks	1.14	–	1.89	V
V <sub>CCAUX_IO</sub>	Auxiliary supply voltage when set to 1.8V	1.71	1.80	1.89	V
	Auxiliary supply voltage when set to 2.0V	1.94	2.00	2.06	V
V <sub>IN</sub> <sup>(5)</sup>	I/O input voltage	–0.20	–	V <sub>CCO</sub> + 0.2	V
	I/O input voltage for V <sub>REF</sub> and differential I/O standards	–0.20	–	2.625	V
I <sub>IN</sub> <sup>(6)</sup>	Maximum current through any pin in a powered or unpowered bank when forward biasing the clamp diode.	–	–	10	mA
V <sub>CCBATT</sub> <sup>(7)</sup>	Battery voltage	1.0	–	1.89	V
<b>GTX Transceiver</b>					
V <sub>MGTAVCC</sub> <sup>(8)</sup>	Analog supply voltage for the GTX transceiver QPLL frequency range ≤ 10.3125 GHz <sup>(9)(10)</sup>	0.97	1.0	1.08	V
	Analog supply voltage for the GTX transceiver QPLL frequency range > 10.3125 GHz	1.02	1.05	1.08	V
V <sub>MGTAVTT</sub> <sup>(8)</sup>	Analog supply voltage for the GTX transmitter and receiver termination circuits	1.17	1.2	1.23	V
V <sub>MGTVCaux</sub> <sup>(8)</sup>	Auxiliary analog QPLL voltage supply for the transceivers	1.75	1.80	1.85	V

Table 5: Maximum Allowed AC Voltage Overshoot and Undershoot for 1.8V HP I/O Banks<sup>(1)(2)</sup> (Cont'd)

AC Voltage Overshoot	% of UI @-40°C to 100°C	AC Voltage Undershoot	% of UI @-40°C to 100°C
V <sub>CCO</sub> + 0.80	9.71	-0.80	50.0
V <sub>CCO</sub> + 0.85	4.51	-0.85	28.4
V <sub>CCO</sub> + 0.90	2.12	-0.90	12.7
V <sub>CCO</sub> + 0.95	1.01	-0.95	5.79

**Notes:**

1. A total of 200 mA per bank should not be exceeded.
2. For UI smaller than 20 µs.

Table 6: Typical Quiescent Supply Current

Symbol	Description	Device	Speed Grade				Units	
			1.0V		0.9V			
			-3	-2/-2L	-1	-2L		
I <sub>CCINTQ</sub>	Quiescent V <sub>CCINT</sub> supply current	XC7K70T	241	241	241	187	mA	
		XC7K160T	474	474	474	368	mA	
		XC7K325T	810	810	810	629	mA	
		XC7K355T	993	993	993	771	mA	
		XC7K410T	1080	1080	1080	838	mA	
		XC7K420T	1313	1313	1313	1019	mA	
		XC7K480T	1313	1313	1313	1019	mA	
I <sub>CCOQ</sub>	Quiescent V <sub>CCO</sub> supply current	XC7K70T	1	1	1	1	mA	
		XC7K160T	1	1	1	1	mA	
		XC7K325T	1	1	1	1	mA	
		XC7K355T	1	1	1	1	mA	
		XC7K410T	1	1	1	1	mA	
		XC7K420T	1	1	1	1	mA	
		XC7K480T	1	1	1	1	mA	
I <sub>CCAUXQ</sub>	Quiescent V <sub>CCAUX</sub> supply current	XC7K70T	21	21	21	21	mA	
		XC7K160T	40	40	40	40	mA	
		XC7K325T	68	68	68	68	mA	
		XC7K355T	75	75	75	75	mA	
		XC7K410T	85	85	85	85	mA	
		XC7K420T	99	99	99	99	mA	
		XC7K480T	99	99	99	99	mA	
I <sub>CCAUX_IOQ</sub>	Quiescent V <sub>CCAUX_IO</sub> supply current	XC7K70T	N/A	N/A	N/A	N/A	mA	
		XC7K160T	2	2	2	2	mA	
		XC7K325T	2	2	2	2	mA	
		XC7K355T	N/A	N/A	N/A	N/A	mA	
		XC7K410T	2	2	2	2	mA	
		XC7K420T	N/A	N/A	N/A	N/A	mA	
		XC7K480T	N/A	N/A	N/A	N/A	mA	

## DC Input and Output Levels

Values for  $V_{IL}$  and  $V_{IH}$  are recommended input voltages. Values for  $I_{OL}$  and  $I_{OH}$  are guaranteed over the recommended operating conditions at the  $V_{OL}$  and  $V_{OH}$  test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at a minimum  $V_{CCO}$  with the respective  $V_{OL}$  and  $V_{OH}$  voltage levels shown. Other standards are sample tested.

Table 9: SelectIO DC Input and Output Levels (1)(2)

I/O Standard	$V_{IL}$		$V_{IH}$		$V_{OL}$	$V_{OH}$	$I_{OL}$	$I_{OH}$
	$V$ , Min	$V$ , Max	$V$ , Min	$V$ , Max	$V$ , Max	$V$ , Min	mA	mA
HSTL_I	-0.300	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.300$	0.400	$V_{CCO} - 0.400$	8	-8
HSTL_I_12	-0.300	$V_{REF} - 0.080$	$V_{REF} + 0.080$	$V_{CCO} + 0.300$	25% $V_{CCO}$	75% $V_{CCO}$	6.3	-6.3
HSTL_I_18	-0.300	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.300$	0.400	$V_{CCO} - 0.400$	8	-8
HSTL_II	-0.300	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.300$	0.400	$V_{CCO} - 0.400$	16	-16
HSTL_II_18	-0.300	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.300$	0.400	$V_{CCO} - 0.400$	16	-16
HSUL_12	-0.300	$V_{REF} - 0.130$	$V_{REF} + 0.130$	$V_{CCO} + 0.300$	20% $V_{CCO}$	80% $V_{CCO}$	0.1	-0.1
LVCMOS12	-0.300	35% $V_{CCO}$	65% $V_{CCO}$	$V_{CCO} + 0.300$	0.400	$V_{CCO} - 0.400$	Note 3	Note 3
LVCMOS15, LVDCI_15	-0.300	35% $V_{CCO}$	65% $V_{CCO}$	$V_{CCO} + 0.300$	25% $V_{CCO}$	75% $V_{CCO}$	Note 4	Note 4
LVCMOS18, LVDCI_18	-0.300	35% $V_{CCO}$	65% $V_{CCO}$	$V_{CCO} + 0.300$	0.450	$V_{CCO} - 0.450$	Note 5	Note 5
LVCMOS25	-0.300	0.700	1.700	$V_{CCO} + 0.300$	0.400	$V_{CCO} - 0.400$	Note 6	Note 6
LVCMOS33	-0.300	0.800	2.000	3.450	0.400	$V_{CCO} - 0.400$	Note 6	Note 6
LVTTL	-0.300	0.800	2.000	3.450	0.400	2.400	Note 7	Note 7
MOBILE_DDR	-0.300	20% $V_{CCO}$	80% $V_{CCO}$	$V_{CCO} + 0.300$	10% $V_{CCO}$	90% $V_{CCO}$	0.1	-0.1
PCI33_3	-0.500	30% $V_{CCO}$	50% $V_{CCO}$	$V_{CCO} + 0.500$	10% $V_{CCO}$	90% $V_{CCO}$	1.5	-0.5
SSTL12	-0.300	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.300$	$V_{CCO}/2 - 0.150$	$V_{CCO}/2 + 0.150$	14.25	-14.25
SSTL135	-0.300	$V_{REF} - 0.090$	$V_{REF} + 0.090$	$V_{CCO} + 0.300$	$V_{CCO}/2 - 0.150$	$V_{CCO}/2 + 0.150$	13.0	-13.0
SSTL135_R	-0.300	$V_{REF} - 0.090$	$V_{REF} + 0.090$	$V_{CCO} + 0.300$	$V_{CCO}/2 - 0.150$	$V_{CCO}/2 + 0.150$	8.9	-8.9
SSTL15	-0.300	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.300$	$V_{CCO}/2 - 0.175$	$V_{CCO}/2 + 0.175$	13.0	-13.0
SSTL15_R	-0.300	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.300$	$V_{CCO}/2 - 0.175$	$V_{CCO}/2 + 0.175$	8.9	-8.9
SSTL18_I	-0.300	$V_{REF} - 0.125$	$V_{REF} + 0.125$	$V_{CCO} + 0.300$	$V_{CCO}/2 - 0.470$	$V_{CCO}/2 + 0.470$	8	-8
SSTL18_II	-0.300	$V_{REF} - 0.125$	$V_{REF} + 0.125$	$V_{CCO} + 0.300$	$V_{CCO}/2 - 0.600$	$V_{CCO}/2 + 0.600$	13.4	-13.4

### Notes:

- Tested according to relevant specifications.
- 3.3V and 2.5V standards are only supported in 3.3V I/O banks.
- Supported drive strengths of 2, 4, 6, or 8 mA in HP I/O banks and 4, 8, or 12 mA in HR I/O banks.
- Supported drive strengths of 2, 4, 6, 8, 12, or 16 mA in HP I/O banks and 4, 8, 12, or 16 mA in HR I/O banks.
- Supported drive strengths of 2, 4, 6, 8, 12, or 16 mA in HP I/O banks and 4, 8, 12, 16, or 24 mA in HR I/O banks.
- Supported drive strengths of 4, 8, 12, or 16 mA
- Supported drive strengths of 4, 8, 12, 16, or 24 mA
- For detailed interface specific DC voltage levels, see [UG471: 7 Series FPGAs SelectIO Resources User Guide](#).

Table 18: Maximum Physical Interface (PHY) Rate for Memory Interfaces (FBG Packages)<sup>(1)(2)</sup>

Memory Standard	I/O Bank Type	V <sub>CCAUX_IO</sub> <sup>(3)</sup>	Speed Grade				Units
			1.0V		0.9V		
			-3	-2/-2L	-1	-2L	
<b>4:1 Memory Controllers</b>							
DDR3	HP	N/A	1333	1066	800	800	Mb/s
	HR	N/A	1066	800	800	800	Mb/s
DDR3L	HP	N/A	1066	800	667	667	Mb/s
	HR	N/A	800	800	667	667	Mb/s
DDR2	HP	N/A	800	800	800	800	Mb/s
	HR	N/A	800	667	667	667	Mb/s
RLDRAM III <sup>(4)</sup>	HP	N/A	550	500	450	450	MHz
	HR	N/A			N/A		
<b>2:1 Memory Controllers</b>							
DDR3	HP	N/A	1066	1066	800	800	Mb/s
	HR	N/A	1066	800	800	800	Mb/s
DDR3L	HP	N/A	1066	800	667	667	Mb/s
	HR	N/A	800	800	667	667	Mb/s
DDR2	HP	N/A	800	800	800	800	Mb/s
	HR	N/A	800	667	667	667	Mb/s
QDR II+ <sup>(5)</sup>	HP	N/A	550	500	450	450	MHz
	HR	N/A	450	400	350	350	MHz
RLDRAM II	HP	N/A	533	500	450	450	MHz
	HR	N/A					
LPDDR2 <sup>(4)</sup>	HP	N/A	667	667	667	667	Mb/s
	HR	N/A	667	667	533	533	Mb/s

**Notes:**

1. V<sub>REF</sub> tracking is required. For more information, see [UG586, 7 Series FPGAs Memory Interface Solutions User Guide](#).
2. When using the internal V<sub>REF</sub> the maximum data rate is 800 Mb/s (400 MHz).
3. FBG packages do not have separate V<sub>CCAUX\_IO</sub> supply pins to adjust the pre-driver voltage of the HP I/O banks.
4. RLDRAM III (BL = 4, BL = 8) and LPDDR2 specifications have not been validated with memory IP.
5. The maximum QDRII+ performance specifications are for burst-length 4 (BL = 4) implementations. Burst length 2 (BL = 2) implementations are limited to 333 MHz for all speed grades and I/O bank types.

Table 19: 3.3V IOB High Range (HR) Switching Characteristics (Cont'd)

I/O Standard	T <sub>IOPI</sub>				T <sub>IOOP</sub>				T <sub>IOTP</sub>				Units	
	Speed Grade				Speed Grade				Speed Grade					
	1.0V		0.9V		1.0V		0.9V		1.0V		0.9V			
	-3	-2/-2L	-1	-2L	-3	-2/-2L	-1	-2L	-3	-2/-2L	-1	-2L		
HSTL_I_F	0.61	0.64	0.73	0.79	1.10	1.19	1.23	1.41	1.86	2.05	2.22	1.92	ns	
HSTL_II_F	0.61	0.64	0.73	0.78	1.05	1.18	1.28	1.42	1.81	2.04	2.27	1.94	ns	
HSTL_I_18_F	0.64	0.67	0.76	0.79	1.05	1.18	1.28	1.44	1.81	2.04	2.27	1.95	ns	
HSTL_II_18_F	0.64	0.67	0.76	0.79	1.03	1.14	1.23	1.42	1.79	2.00	2.22	1.94	ns	
DIFF_HSTL_I_F	0.63	0.67	0.77	0.78	1.09	1.18	1.22	1.48	1.85	2.04	2.21	2.00	ns	
DIFF_HSTL_II_F	0.63	0.67	0.77	0.79	1.02	1.11	1.14	1.48	1.78	1.97	2.13	2.00	ns	
DIFF_HSTL_I_18_F	0.65	0.69	0.78	0.79	1.08	1.17	1.21	1.48	1.84	2.03	2.20	2.00	ns	
DIFF_HSTL_II_18_F	0.65	0.69	0.78	0.81	1.01	1.10	1.13	1.48	1.77	1.96	2.12	2.00	ns	
LVCMOS33_S4	1.31	1.40	1.60	1.54	5.23	5.61	6.09	4.13	5.99	6.47	7.08	4.64	ns	
LVCMOS33_S8	1.31	1.40	1.60	1.54	4.46	4.85	5.33	3.84	5.22	5.71	6.32	4.36	ns	
LVCMOS33_S12	1.31	1.40	1.60	1.54	3.46	3.89	4.42	3.41	4.22	4.75	5.41	3.92	ns	
LVCMOS33_S16	1.31	1.40	1.60	1.54	3.06	3.43	3.88	3.72	3.82	4.29	4.87	4.23	ns	
LVCMOS33_F4	1.31	1.40	1.60	1.54	4.70	5.01	5.36	3.58	5.46	5.87	6.35	4.09	ns	
LVCMOS33_F8	1.31	1.40	1.60	1.54	3.62	4.04	4.56	3.06	4.38	4.90	5.55	3.58	ns	
LVCMOS33_F12	1.31	1.40	1.60	1.54	2.57	2.85	3.15	2.88	3.33	3.71	4.14	3.39	ns	
LVCMOS33_F16	1.31	1.40	1.60	1.54	2.44	2.69	2.96	2.88	3.20	3.55	3.95	3.39	ns	
LVCMOS25_S4	1.08	1.16	1.32	1.36	4.49	4.80	5.16	3.44	5.25	5.66	6.15	3.95	ns	
LVCMOS25_S8	1.08	1.16	1.32	1.36	3.66	4.04	4.49	3.20	4.42	4.90	5.48	3.72	ns	
LVCMOS25_S12	1.08	1.16	1.32	1.36	2.77	3.10	3.49	2.80	3.53	3.96	4.48	3.31	ns	
LVCMOS25_S16	1.08	1.16	1.32	1.36	3.24	3.62	4.09	3.14	4.00	4.48	5.08	3.66	ns	
LVCMOS25_F4	1.08	1.16	1.32	1.36	3.96	4.31	4.72	3.06	4.72	5.17	5.71	3.58	ns	
LVCMOS25_F8	1.08	1.16	1.32	1.36	2.43	2.87	3.42	2.50	3.19	3.73	4.41	3.02	ns	
LVCMOS25_F12	1.08	1.16	1.32	1.36	2.23	2.63	3.13	2.48	2.99	3.49	4.12	3.00	ns	
LVCMOS25_F16	1.08	1.16	1.32	1.36	1.92	2.17	2.45	2.33	2.68	3.03	3.44	2.84	ns	
LVCMOS18_S4	0.64	0.66	0.74	0.87	3.24	3.45	3.66	1.91	4.00	4.31	4.65	2.42	ns	
LVCMOS18_S8	0.64	0.66	0.74	0.87	2.58	2.91	3.31	2.50	3.34	3.77	4.30	3.02	ns	
LVCMOS18_S12	0.64	0.66	0.74	0.87	2.58	2.91	3.31	2.50	3.34	3.77	4.30	3.02	ns	
LVCMOS18_S16	0.64	0.66	0.74	0.87	1.82	2.03	2.24	1.84	2.58	2.89	3.23	2.36	ns	
LVCMOS18_S24 <sup>(1)</sup>	0.64	0.66	0.74	0.87	1.74	1.92	2.08	1.92	2.50	2.78	3.07	2.44	ns	
LVCMOS18_F4	0.64	0.66	0.74	0.87	3.12	3.31	3.49	1.77	3.88	4.17	4.48	2.28	ns	
LVCMOS18_F8	0.64	0.66	0.74	0.87	1.91	2.13	2.36	2.00	2.67	2.99	3.35	2.52	ns	
LVCMOS18_F12	0.64	0.66	0.74	0.87	1.91	2.13	2.36	2.00	2.67	2.99	3.35	2.52	ns	
LVCMOS18_F16	0.64	0.66	0.74	0.87	1.52	1.68	1.81	1.72	2.28	2.54	2.80	2.23	ns	
LVCMOS18_F24 <sup>(1)</sup>	0.64	0.66	0.74	0.87	1.34	1.46	1.55	1.66	2.10	2.32	2.54	2.17	ns	
LVCMOS15_S4	0.66	0.69	0.81	0.90	3.48	3.74	4.03	2.22	4.24	4.60	5.02	2.73	ns	
LVCMOS15_S8	0.66	0.69	0.81	0.90	2.37	2.67	3.01	2.41	3.13	3.53	4.00	2.92	ns	
LVCMOS15_S12	0.66	0.69	0.81	0.90	1.83	2.03	2.23	1.91	2.59	2.89	3.22	2.42	ns	

Table 19: 3.3V IOB High Range (HR) Switching Characteristics (Cont'd)

I/O Standard	T <sub>IOPI</sub>				T <sub>IOOP</sub>				T <sub>IOTP</sub>				Units	
	Speed Grade				Speed Grade				Speed Grade					
	1.0V		0.9V		1.0V		0.9V		1.0V		0.9V			
	-3	-2/-2L	-1	-2L	-3	-2/-2L	-1	-2L	-3	-2/-2L	-1	-2L		
LVCMOS15_S16	0.66	0.69	0.81	0.90	1.76	1.95	2.13	1.91	2.52	2.81	3.12	2.42	ns	
LVCMOS15_F4	0.66	0.69	0.81	0.90	3.39	3.60	3.80	1.98	4.15	4.46	4.79	2.50	ns	
LVCMOS15_F8	0.66	0.69	0.81	0.90	1.79	1.99	2.18	1.92	2.55	2.85	3.17	2.44	ns	
LVCMOS15_F12	0.66	0.69	0.81	0.90	1.40	1.54	1.65	1.67	2.16	2.40	2.64	2.19	ns	
LVCMOS15_F16	0.66	0.69	0.81	0.90	1.37	1.51	1.61	1.66	2.13	2.37	2.60	2.17	ns	
LVCMOS12_S4	0.88	0.91	1.00	1.01	3.85	4.22	4.69	2.89	4.61	5.08	5.68	3.41	ns	
LVCMOS12_S8	0.88	0.91	1.00	1.01	2.52	2.96	3.52	2.41	3.28	3.82	4.51	2.92	ns	
LVCMOS12_S12 <sup>(1)</sup>	0.88	0.91	1.00	1.01	2.06	2.31	2.59	2.11	2.82	3.17	3.58	2.63	ns	
LVCMOS12_F4	0.88	0.91	1.00	1.01	3.44	3.73	4.06	2.30	4.20	4.59	5.05	2.81	ns	
LVCMOS12_F8	0.88	0.91	1.00	1.01	1.72	2.04	2.40	1.86	2.48	2.90	3.39	2.38	ns	
LVCMOS12_F12 <sup>(1)</sup>	0.88	0.91	1.00	1.01	1.54	1.71	1.87	1.69	2.30	2.57	2.86	2.20	ns	
SSTL135_S	0.61	0.64	0.73	0.79	1.27	1.40	1.50	1.64	2.03	2.26	2.49	2.16	ns	
SSTL15_S	0.61	0.64	0.73	0.73	1.24	1.37	1.47	1.59	2.00	2.23	2.46	2.11	ns	
SSTL18_I_S	0.64	0.67	0.76	0.79	1.59	1.74	1.85	1.95	2.35	2.60	2.84	2.47	ns	
SSTL18_II_S	0.64	0.67	0.76	0.78	1.27	1.40	1.50	1.63	2.03	2.26	2.49	2.14	ns	
DIFF_SSTL135_S	0.59	0.61	0.73	0.79	1.27	1.40	1.50	1.64	2.03	2.26	2.49	2.16	ns	
DIFF_SSTL15_S	0.63	0.67	0.77	0.79	1.24	1.37	1.47	1.59	2.00	2.23	2.46	2.11	ns	
DIFF_SSTL18_I_S	0.65	0.69	0.78	0.79	1.50	1.63	1.72	1.95	2.26	2.49	2.71	2.47	ns	
DIFF_SSTL18_II_S	0.65	0.69	0.78	0.79	1.13	1.22	1.25	1.66	1.89	2.08	2.24	2.17	ns	
SSTL135_F	0.61	0.64	0.73	0.79	1.04	1.17	1.26	1.42	1.80	2.03	2.25	1.94	ns	
SSTL15_F	0.61	0.64	0.73	0.73	1.04	1.17	1.26	1.39	1.80	2.03	2.25	1.91	ns	
SSTL18_I_F	0.64	0.67	0.76	0.79	1.12	1.22	1.26	1.44	1.88	2.08	2.25	1.95	ns	
SSTL18_II_F	0.64	0.67	0.76	0.78	1.05	1.18	1.28	1.42	1.81	2.04	2.27	1.94	ns	
DIFF_SSTL135_F	0.59	0.61	0.73	0.79	1.04	1.17	1.26	1.42	1.80	2.03	2.25	1.94	ns	
DIFF_SSTL15_F	0.63	0.67	0.77	0.79	1.04	1.17	1.26	1.39	1.80	2.03	2.25	1.91	ns	
DIFF_SSTL18_I_F	0.65	0.69	0.78	0.79	1.10	1.19	1.23	1.52	1.86	2.05	2.22	2.03	ns	
DIFF_SSTL18_II_F	0.65	0.69	0.78	0.79	1.02	1.10	1.14	1.50	1.78	1.96	2.13	2.02	ns	

**Notes:**

- This I/O standard is only available in the 3.3V high-range (HR) banks.

Table 20: 1.8V IOB High Performance (HP) Switching Characteristics (Cont'd)

I/O Standard	T <sub>IOPI</sub>				T <sub>IOOP</sub>				T <sub>IOTP</sub>				Units	
	Speed Grade				Speed Grade				Speed Grade					
	1.0V		0.9V		1.0V		0.9V		1.0V		0.9V			
	-3	-2/-2L	-1	-2L	-3	-2/-2L	-1	-2L	-3	-2/-2L	-1	-2L		
DIFF_HSTL_II_DCI_F	0.75	0.79	0.92	0.76	0.97	1.08	1.15	1.30	1.61	1.84	1.97	1.91	ns	
DIFF_HSTL_I_18_F	0.75	0.79	0.92	0.89	1.04	1.16	1.24	1.38	1.68	1.91	2.06	1.99	ns	
DIFF_HSTL_II_18_F	0.75	0.79	0.92	0.89	0.98	1.09	1.16	1.40	1.62	1.85	1.98	2.01	ns	
DIFF_HSTL_I_DCI_18_F	0.75	0.79	0.92	0.75	1.04	1.16	1.24	1.38	1.67	1.91	2.06	1.99	ns	
DIFF_HSTL_II_DCI_18_F	0.75	0.79	0.92	0.75	0.98	1.09	1.16	1.33	1.61	1.85	1.98	1.94	ns	
DIFF_HSTL_II_T_DCI_18_F	0.75	0.79	0.92	0.76	1.04	1.16	1.24	1.38	1.67	1.91	2.06	1.99	ns	
LVCMOS18_S2	0.47	0.50	0.60	0.87	3.95	4.28	4.85	3.40	4.59	5.04	5.67	4.01	ns	
LVCMOS18_S4	0.47	0.50	0.60	0.87	2.67	2.98	3.43	2.69	3.31	3.73	4.26	3.30	ns	
LVCMOS18_S6	0.47	0.50	0.60	0.87	2.14	2.38	2.72	2.18	2.77	3.14	3.54	2.79	ns	
LVCMOS18_S8	0.47	0.50	0.60	0.87	1.98	2.21	2.52	2.02	2.61	2.97	3.35	2.63	ns	
LVCMOS18_S12	0.47	0.50	0.60	0.87	1.70	1.91	2.17	1.85	2.34	2.67	2.99	2.46	ns	
LVCMOS18_S16	0.47	0.50	0.60	0.87	1.57	1.75	1.97	1.76	2.20	2.51	2.79	2.37	ns	
LVCMOS18_F2	0.47	0.50	0.60	0.87	3.50	3.87	4.48	2.85	4.14	4.63	5.30	3.46	ns	
LVCMOS18_F4	0.47	0.50	0.60	0.87	2.23	2.50	2.87	2.26	2.87	3.25	3.69	2.87	ns	
LVCMOS18_F6	0.47	0.50	0.60	0.87	1.80	2.00	2.26	1.52	2.43	2.76	3.08	2.13	ns	
LVCMOS18_F8	0.47	0.50	0.60	0.87	1.46	1.72	2.04	1.51	2.10	2.47	2.86	2.12	ns	
LVCMOS18_F12	0.47	0.50	0.60	0.87	1.26	1.40	1.53	1.46	1.89	2.16	2.35	2.07	ns	
LVCMOS18_F16	0.47	0.50	0.60	0.87	1.19	1.33	1.44	1.46	1.83	2.08	2.26	2.07	ns	
LVCMOS15_S2	0.59	0.62	0.73	0.86	3.55	3.89	4.45	3.11	4.19	4.65	5.27	3.73	ns	
LVCMOS15_S4	0.59	0.62	0.73	0.86	2.45	2.70	3.06	2.46	3.08	3.45	3.89	3.07	ns	
LVCMOS15_S6	0.59	0.62	0.73	0.86	2.24	2.51	2.88	2.33	2.88	3.26	3.71	2.94	ns	
LVCMOS15_S8	0.59	0.62	0.73	0.86	1.91	2.16	2.49	2.05	2.55	2.91	3.31	2.66	ns	
LVCMOS15_S12	0.59	0.62	0.73	0.86	1.77	1.98	2.23	1.97	2.41	2.73	3.05	2.58	ns	
LVCMOS15_S16	0.59	0.62	0.73	0.86	1.62	1.81	2.02	1.85	2.26	2.56	2.84	2.46	ns	
LVCMOS15_F2	0.59	0.62	0.73	0.86	3.38	3.69	4.18	2.74	4.02	4.44	5.00	3.35	ns	
LVCMOS15_F4	0.59	0.62	0.73	0.86	2.04	2.21	2.44	1.72	2.68	2.97	3.26	2.33	ns	
LVCMOS15_F6	0.59	0.62	0.73	0.86	1.47	1.74	2.09	1.49	2.10	2.50	2.91	2.10	ns	
LVCMOS15_F8	0.59	0.62	0.73	0.86	1.31	1.46	1.61	1.47	1.95	2.22	2.43	2.08	ns	
LVCMOS15_F12	0.59	0.62	0.73	0.86	1.21	1.34	1.45	1.44	1.84	2.10	2.27	2.05	ns	
LVCMOS15_F16	0.59	0.62	0.73	0.86	1.18	1.31	1.41	1.41	1.82	2.07	2.23	2.02	ns	
LVCMOS12_S2	0.64	0.67	0.78	0.95	3.38	3.80	4.48	3.27	4.02	4.55	5.30	3.88	ns	
LVCMOS12_S4	0.64	0.67	0.78	0.95	2.62	2.94	3.43	2.76	3.26	3.70	4.25	3.37	ns	
LVCMOS12_S6	0.64	0.67	0.78	0.95	2.05	2.33	2.72	2.24	2.69	3.08	3.54	2.85	ns	
LVCMOS12_S8	0.64	0.67	0.78	0.95	1.94	2.18	2.51	2.16	2.58	2.94	3.33	2.77	ns	
LVCMOS12_F2	0.64	0.67	0.78	0.95	2.84	3.15	3.62	2.47	3.48	3.90	4.44	3.08	ns	
LVCMOS12_F4	0.64	0.67	0.78	0.95	1.97	2.18	2.44	1.69	2.61	2.93	3.26	2.30	ns	
LVCMOS12_F6	0.64	0.67	0.78	0.95	1.33	1.51	1.70	1.43	1.96	2.26	2.52	2.04	ns	

Table 20: 1.8V IOB High Performance (HP) Switching Characteristics (Cont'd)

I/O Standard	T <sub>IOPI</sub>				T <sub>IOOP</sub>				T <sub>IOTP</sub>				Units	
	Speed Grade				Speed Grade				Speed Grade					
	1.0V		0.9V		1.0V		0.9V		1.0V		0.9V			
	-3	-2/-2L	-1	-2L	-3	-2/-2L	-1	-2L	-3	-2/-2L	-1	-2L		
LVCMOS12_F8	0.64	0.67	0.78	0.95	1.27	1.42	1.55	1.41	1.91	2.18	2.37	2.02	ns	
LVDCI_18	0.47	0.50	0.60	0.86	1.99	2.15	2.35	2.44	2.62	2.91	3.17	3.05	ns	
LVDCI_15	0.59	0.62	0.73	0.87	1.98	2.23	2.58	2.40	2.62	2.99	3.40	3.01	ns	
LVDCI_DV2_18	0.47	0.50	0.60	0.87	1.99	2.15	2.34	1.86	2.62	2.90	3.17	2.48	ns	
LVDCI_DV2_15	0.59	0.62	0.73	0.87	1.98	2.23	2.58	1.83	2.62	2.99	3.40	2.44	ns	
HSLVDCI_18	0.68	0.72	0.82	0.86	1.99	2.15	2.35	2.43	2.62	2.91	3.17	3.04	ns	
HSLVDCI_15	0.68	0.72	0.82	0.84	1.98	2.23	2.58	2.27	2.62	2.99	3.40	2.88	ns	
SSTL18_I_S	0.68	0.72	0.82	0.86	1.02	1.15	1.24	1.41	1.66	1.90	2.07	2.02	ns	
SSTL18_II_S	0.68	0.72	0.82	0.87	1.17	1.29	1.37	1.55	1.81	2.05	2.19	2.16	ns	
SSTL18_I_DCI_S	0.68	0.72	0.82	0.76	0.92	1.06	1.17	1.32	1.56	1.82	1.99	1.93	ns	
SSTL18_II_DCI_S	0.68	0.72	0.82	0.78	0.88	0.98	1.08	1.26	1.51	1.74	1.90	1.87	ns	
SSTL18_II_T_DCI_S	0.68	0.72	0.82	0.78	0.92	1.06	1.17	1.32	1.56	1.82	1.99	1.93	ns	
SSTL15_S	0.68	0.72	0.82	0.81	0.94	1.06	1.15	1.32	1.58	1.82	1.97	1.93	ns	
SSTL15_DCI_S	0.68	0.72	0.82	0.78	0.94	1.06	1.15	1.30	1.57	1.82	1.97	1.91	ns	
SSTL15_T_DCI_S	0.68	0.72	0.82	0.80	0.94	1.06	1.15	1.30	1.57	1.82	1.97	1.91	ns	
SSTL135_S	0.69	0.72	0.82	0.89	0.97	1.10	1.19	1.35	1.60	1.85	2.01	1.96	ns	
SSTL135_DCI_S	0.69	0.72	0.82	0.84	0.97	1.09	1.19	1.33	1.60	1.85	2.01	1.94	ns	
SSTL135_T_DCI_S	0.69	0.72	0.82	0.84	0.97	1.09	1.19	1.33	1.60	1.85	2.01	1.94	ns	
SSTL12_S	0.69	0.72	0.82	0.95	0.96	1.09	1.18	1.33	1.60	1.84	2.00	1.94	ns	
SSTL12_DCI_S	0.69	0.72	0.82	0.91	1.03	1.17	1.27	1.33	1.66	1.92	2.09	1.94	ns	
SSTL12_T_DCI_S	0.69	0.72	0.82	0.91	1.03	1.17	1.27	1.33	1.66	1.92	2.09	1.94	ns	
DIFF_SSTL18_I_S	0.75	0.79	0.92	0.89	1.02	1.15	1.24	1.43	1.66	1.90	2.07	2.04	ns	
DIFF_SSTL18_II_S	0.75	0.79	0.92	0.89	1.17	1.29	1.37	1.55	1.81	2.05	2.19	2.16	ns	
DIFF_SSTL18_I_DCI_S	0.75	0.79	0.92	0.76	0.92	1.06	1.17	1.40	1.56	1.82	1.99	2.01	ns	
DIFF_SSTL18_II_DCI_S	0.75	0.79	0.92	0.75	0.88	0.98	1.08	1.33	1.51	1.74	1.90	1.94	ns	
DIFF_SSTL18_II_T_DCI_S	0.75	0.79	0.92	0.76	0.92	1.06	1.17	1.40	1.56	1.82	1.99	2.01	ns	
DIFF_SSTL15_S	0.68	0.72	0.82	0.89	0.94	1.06	1.15	1.32	1.58	1.82	1.97	1.93	ns	
DIFF_SSTL15_DCI_S	0.68	0.72	0.82	0.75	0.94	1.06	1.15	1.30	1.57	1.82	1.97	1.91	ns	
DIFF_SSTL15_T_DCI_S	0.68	0.72	0.82	0.76	0.94	1.06	1.15	1.38	1.57	1.82	1.97	1.99	ns	
DIFF_SSTL135_S	0.69	0.72	0.82	0.91	0.97	1.10	1.19	1.35	1.60	1.85	2.01	1.96	ns	
DIFF_SSTL135_DCI_S	0.69	0.72	0.82	0.76	0.97	1.09	1.19	1.33	1.60	1.85	2.01	1.94	ns	
DIFF_SSTL135_T_DCI_S	0.69	0.72	0.82	0.76	0.97	1.09	1.19	1.43	1.60	1.85	2.01	2.04	ns	
DIFF_SSTL12_S	0.69	0.72	0.82	0.91	0.96	1.09	1.18	1.33	1.60	1.84	2.00	1.94	ns	
DIFF_SSTL12_DCI_S	0.69	0.72	0.82	0.78	1.03	1.17	1.27	1.33	1.66	1.92	2.09	1.94	ns	
DIFF_SSTL12_T_DCI_S	0.69	0.72	0.82	0.80	1.03	1.17	1.27	1.41	1.66	1.92	2.09	2.02	ns	

## Input/Output Logic Switching Characteristics

Table 22: ILOGIC Switching Characteristics

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
<b>Setup/Hold</b>						
T <sub>ICE1CK/T<sub>ICKCE1</sub></sub>	CE1 pin Setup/Hold with respect to CLK	0.42/0.00	0.48/0.00	0.67/0.00	0.56/-0.16	ns
T <sub>ISRCK/T<sub>ICKSR</sub></sub>	SR pin Setup/Hold with respect to CLK	0.53/0.01	0.61/0.01	0.99/0.01	0.88/-0.30	ns
T <sub>IDOCKE2/T<sub>IOCKDE2</sub></sub>	D pin Setup/Hold with respect to CLK without Delay (HP I/O banks only)	0.01/0.27	0.01/0.29	0.01/0.34	0.01/0.41	ns
T <sub>IDOCKDE2/T<sub>IOCKDDE2</sub></sub>	DDLY pin Setup/Hold with respect to CLK (using IDELAY) (HP I/O banks only)	0.01/0.27	0.02/0.29	0.02/0.34	0.01/0.41	ns
T <sub>IDOCKE3/T<sub>IOCKDE3</sub></sub>	D pin Setup/Hold with respect to CLK without Delay (HR I/O banks only)	0.01/0.27	0.01/0.29	0.01/0.34	0.01/0.41	ns
T <sub>IDOCKDE3/T<sub>IOCKDDE3</sub></sub>	DDLY pin Setup/Hold with respect to CLK (using IDELAY) (HR I/O banks only)	0.01/0.27	0.02/0.29	0.02/0.34	0.01/0.41	ns
<b>Combinatorial</b>						
T <sub>IDIE2</sub>	D pin to O pin propagation delay, no Delay (HP I/O banks only)	0.09	0.10	0.12	0.14	ns
T <sub>IDIDE2</sub>	DDLY pin to O pin propagation delay (using IDELAY) (HP I/O banks only)	0.10	0.11	0.13	0.15	ns
T <sub>IDIE3</sub>	D pin to O pin propagation delay, no Delay (HR I/O banks only)	0.09	0.10	0.12	0.14	ns
T <sub>IDIDE3</sub>	DDLY pin to O pin propagation delay (using IDELAY) (HR I/O banks only)	0.10	0.11	0.13	0.15	ns
<b>Sequential Delays</b>						
T <sub>IDLOE2</sub>	D pin to Q1 pin using flip-flop as a latch without Delay (HP I/O banks only)	0.36	0.39	0.45	0.54	ns
T <sub>IDLODE2</sub>	DDLY pin to Q1 pin using flip-flop as a latch (using IDELAY) (HP I/O banks only)	0.36	0.39	0.45	0.55	ns
T <sub>IDLOE3</sub>	D pin to Q1 pin using flip-flop as a latch without Delay (HR I/O banks only)	0.36	0.39	0.45	0.54	ns
T <sub>IDLODE3</sub>	DDLY pin to Q1 pin using flip-flop as a latch (using IDELAY) (HR I/O banks only)	0.36	0.39	0.45	0.55	ns
T <sub>ICKQ</sub>	CLK to Q outputs	0.47	0.50	0.58	0.71	ns
T <sub>RQ_ILOGICE2</sub>	SR pin to OQ/TQ out (HP I/O banks only)	0.84	0.94	1.16	1.32	ns
T <sub>GSRQ_ILOGICE2</sub>	Global Set/Reset to Q outputs (HP I/O banks only)	7.60	7.60	10.51	11.39	ns
T <sub>RQ_ILOGICE3</sub>	SR pin to OQ/TQ out (HR I/O banks only)	0.84	0.94	1.16	1.32	ns
T <sub>GSRQ_ILOGICE3</sub>	Global Set/Reset to Q outputs (HR I/O banks only)	7.60	7.60	10.51	11.39	ns
<b>Set/Reset</b>						
T <sub>RPW_ILOGICE2</sub>	Minimum Pulse Width, SR inputs (HP I/O banks only)	0.54	0.63	0.63	0.68	ns, Min
T <sub>RPW_ILOGICE3</sub>	Minimum Pulse Width, SR inputs (HR I/O banks only)	0.54	0.63	0.63	0.68	ns, Min

## Input Serializer/Deserializer Switching Characteristics

Table 24: ISERDES Switching Characteristics

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
<b>Setup/Hold for Control Lines</b>						
T <sub>ISCKC_BITSIP</sub> /T <sub>ISCKC_BITSIP</sub>	BITSIP pin Setup/Hold with respect to CLKDIV	0.01/0.12	0.02/0.13	0.02/0.15	0.02/0.21	ns
T <sub>ISCKC_CE</sub> /T <sub>ISCKC_CE</sub> <sup>(2)</sup>	CE pin Setup/Hold with respect to CLK (for CE1)	0.39/-0.02	0.44/-0.02	0.63/-0.02	0.51/-0.22	ns
T <sub>ISCKC_CE2</sub> /T <sub>ISCKC_CE2</sub> <sup>(2)</sup>	CE pin Setup/Hold with respect to CLKDIV (for CE2)	-0.12/0.29	-0.12/0.31	-0.12/0.35	-0.17/0.40	ns
<b>Setup/Hold for Data Lines</b>						
T <sub>ISDCK_D</sub> /T <sub>ISCKD_D</sub>	D pin Setup/Hold with respect to CLK	-0.02/0.11	-0.02/0.12	-0.02/0.15	-0.04/0.19	ns
T <sub>ISDCK_DDLY</sub> /T <sub>ISCKD_DDLY</sub>	DDLY pin Setup/Hold with respect to CLK (using IDELAY) <sup>(1)</sup>	-0.02/0.11	-0.02/0.12	-0.02/0.15	-0.03/0.19	ns
T <sub>ISDCK_D_DDR</sub> /T <sub>ISCKD_D_DDR</sub>	D pin Setup/Hold with respect to CLK at DDR mode	-0.02/0.11	-0.02/0.12	-0.02/0.15	-0.04/0.19	ns
T <sub>ISDCK_DDLY_DDR</sub> /T <sub>ISCKD_DDLY_DDR</sub>	D pin Setup/Hold with respect to CLK at DDR mode (using IDELAY) <sup>(1)</sup>	0.11/0.11	0.12/0.12	0.15/0.15	0.19/0.19	ns
<b>Sequential Delays</b>						
T <sub>ISCKO_Q</sub>	CLKDIV to out at Q pin	0.46	0.47	0.58	0.67	ns
<b>Propagation Delays</b>						
T <sub>ISDO_DO</sub>	D input to DO output pin	0.09	0.10	0.12	0.14	ns

**Notes:**

1. Recorded at 0 tap value.
2. T<sub>ISCKC\_CE2</sub> and T<sub>ISCKC\_CE2</sub> are reported as T<sub>ISCKC\_CE</sub>/T<sub>ISCKC\_CE</sub> in TRACE report.

Table 27: IO\_FIFO Switching Characteristics

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
<b>IO_FIFO Clock to Out Delays</b>						
T <sub>OFFCKO_DO</sub>	RDCLK to Q outputs	0.51	0.56	0.63	0.81	ns
T <sub>CKO_FLAGS</sub>	Clock to IO_FIFO Flags	0.59	0.62	0.81	0.77	ns
<b>Setup/Hold</b>						
T <sub>CCK_D/T<sub>CKC_D</sub></sub>	D inputs to WRCLK	0.43/-0.01	0.47/-0.01	0.53/-0.01	0.76/-0.05	ns
T <sub>IFFCCK_WREN/T<sub>IFFCKC_WREN</sub></sub>	WREN to WRCLK	0.39/-0.01	0.43/-0.01	0.50/-0.01	0.70/-0.05	ns
T <sub>OFFCCK_RDEN/T<sub>OFFCKC_RDEN</sub></sub>	RDEN to RDCLK	0.49/0.01	0.53/0.02	0.61/0.02	0.79/-0.02	ns
<b>Minimum Pulse Width</b>						
T <sub>PWH_IO_FIFO</sub>	RESET, RDCLK, WRCLK	0.81	0.92	1.08	1.29	ns
T <sub>PWL_IO_FIFO</sub>	RESET, RDCLK, WRCLK	0.81	0.92	1.08	1.29	ns
<b>Maximum Frequency</b>						
F <sub>MAX</sub>	RDCLK and WRCLK	533.05	470.37	400.00	333.33	MHz

## DSP48E1 Switching Characteristics

Table 32: DSP48E1 Switching Characteristics

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
<b>Setup and Hold Times of Data/Control Pins to the Input Register Clock</b>						
T <sub>DSPDCK_A_AREG</sub> /T <sub>DSPCKD_A_AREG</sub>	A input to A register CLK	0.24/ 0.12	0.27/ 0.14	0.31/ 0.16	0.38/ 0.12	ns
T <sub>DSPDCK_B_BREG</sub> /T <sub>DSPCKD_B_BREG</sub>	B input to B register CLK	0.28/ 0.13	0.32/ 0.14	0.39/ 0.15	0.51/ 0.16	ns
T <sub>DSPDCK_C_CREG</sub> /T <sub>DSPCKD_C_CREG</sub>	C input to C register CLK	0.15/ 0.15	0.17/ 0.17	0.20/ 0.20	0.31/ 0.21	ns
T <sub>DSPDCK_D_DREG</sub> /T <sub>DSPCKD_D_DREG</sub>	D input to D register CLK	0.21/ 0.19	0.27/ 0.22	0.35/ 0.26	0.46/ 0.20	ns
T <sub>DSPDCK_ACIN_AREG</sub> /T <sub>DSPCKD_ACIN_AREG</sub>	ACIN input to A register CLK	0.21/ 0.12	0.24/ 0.14	0.27/ 0.16	0.31/ 0.12	ns
T <sub>DSPDCK_BCIN_BREG</sub> /T <sub>DSPCKD_BCIN_BREG</sub>	BCIN input to B register CLK	0.22/ 0.13	0.25/ 0.14	0.30/ 0.15	0.34/ 0.16	ns
<b>Setup and Hold Times of Data Pins to the Pipeline Register Clock</b>						
T <sub>DSPDCK_{A,B}_MREG_MULT</sub> / T <sub>DSPCKD_B_MREG_MULT</sub>	{A, B} input to M register CLK using multiplier	2.04/ -0.01	2.34/ -0.01	2.79/ -0.01	3.66/ -0.06	ns
T <sub>DSPDCK_{A,B}_ADREG</sub> /T <sub>DSPCKD_D_ADREG</sub>	{A, D} input to AD register CLK	1.09/ -0.02	1.25/ -0.02	1.49/ -0.02	1.94/ -0.23	ns
<b>Setup and Hold Times of Data/Control Pins to the Output Register Clock</b>						
T <sub>DSPDCK_{A,B}_PREG_MULT</sub> / T <sub>DSPCKD_{A,B}_PREG_MULT</sub>	{A, B} input to P register CLK using multiplier	3.41/ -0.24	3.90/ -0.24	4.64/ -0.24	5.89/ -0.41	ns
T <sub>DSPDCK_D_PREG_MULT</sub> / T <sub>DSPCKD_D_PREG_MULT</sub>	D input to P register CLK using multiplier	3.33/ -0.62	3.81/ -0.62	4.53/ -0.62	5.70/ -1.42	ns
T <sub>DSPDCK_{A,B}_PREG</sub> / T <sub>DSPCKD_{A,B}_PREG</sub>	A or B input to P register CLK not using multiplier	1.47/ -0.24	1.68/ -0.24	2.00/ -0.24	2.37/ -0.41	ns
T <sub>DSPDCK_C_PREG</sub> /T <sub>DSPCKD_C_PREG</sub>	C input to P register CLK not using multiplier	1.30/ -0.22	1.49/ -0.22	1.78/ -0.22	2.11/ -0.36	ns
T <sub>DSPDCK_PCIN_PREG</sub> /T <sub>DSPCKD_PCIN_PREG</sub>	PCIN input to P register CLK	1.12/ -0.13	1.28/ -0.13	1.52/ -0.13	1.81/ -0.21	ns
<b>Setup and Hold Times of the CE Pins</b>						
T <sub>DSPDCK_{CEA;CEB}_{AREG;BREG}</sub> / T <sub>DSPCKD_{CEA;CEB}_{AREG;BREG}</sub>	{CEA; CEB} input to {A; B} register CLK	0.30/ 0.05	0.36/ 0.06	0.44/ 0.09	0.55/ 0.09	ns
T <sub>DSPDCK_CEC_CREG</sub> /T <sub>DSPCKD_CEC_CREG</sub>	CEC input to C register CLK	0.24/ 0.08	0.29/ 0.09	0.36/ 0.11	0.43/ 0.11	ns
T <sub>DSPDCK_CED_DREG</sub> /T <sub>DSPCKD_CED_DREG</sub>	CED input to D register CLK	0.31/ -0.02	0.36/ -0.02	0.44/ -0.02	0.58/ 0.12	ns
T <sub>DSPDCK_CEM_MREG</sub> /T <sub>DSPCKD_CEM_MREG</sub>	CEM input to M register CLK	0.26/ 0.15	0.29/ 0.17	0.33/ 0.20	0.39/ 0.25	ns
T <sub>DSPDCK_CEP_PREG</sub> /T <sub>DSPCKD_CEP_PREG</sub>	CEP input to P register CLK	0.31/ 0.01	0.36/ 0.01	0.45/ 0.01	0.54/ 0.00	ns

## Clock Buffers and Networks

Table 33: Global Clock Switching Characteristics (Including BUFGCTRL)

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
T_BCCCK_CE/T_BCCKC_CE <sup>(1)</sup>	CE pins Setup/Hold	0.12/0.30	0.14/0.38	0.26/0.38	0.23/0.40	ns
T_BCCCK_S/T_BCCKC_S <sup>(1)</sup>	S pins Setup/Hold	0.12/0.30	0.14/0.38	0.26/0.38	0.23/0.40	ns
T_BGCKO_O <sup>(2)</sup>	BUFGCTRL delay from I0/I1 to O	0.08	0.10	0.12	0.10	ns
<b>Maximum Frequency</b>						
F <sub>MAX_BUFG</sub>	Global clock tree (BUFG)	741.00	710.00	625.00	560.00	MHz

**Notes:**

1. T<sub>BCCCK\_CE</sub> and T<sub>BCCKC\_CE</sub> must be satisfied to assure glitch-free operation of the global clock when switching between clocks. These parameters do not apply to the BUFGMUX primitive that assures glitch-free operation. The other global clock setup and hold times are optional; only needing to be satisfied if device operation requires simulation matches on a cycle-for-cycle basis when switching between clocks.
2. T<sub>BGCKO\_O</sub> (BUFG delay from I0 to O) values are the same as T<sub>BCCKO\_O</sub> values.

Table 34: Input/Output Clock Switching Characteristics (BUFIO)

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
T_BLOCKO_O	Clock to out delay from I to O	1.04	1.14	1.32	1.48	ns
<b>Maximum Frequency</b>						
F <sub>MAX_BUFIO</sub>	I/O clock tree (BUFIO)	800.00	800.00	710.00	710.00	MHz

Table 35: Regional Clock Buffer Switching Characteristics (BUFR)

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
T_BRCKO_O	Clock to out delay from I to O	0.60	0.65	0.77	1.06	ns
T_BRCKO_O_BYP	Clock to out delay from I to O with Divide Bypass attribute set	0.30	0.32	0.38	0.57	ns
T_BRDO_O	Propagation delay from CLR to O	0.71	0.75	0.96	0.93	ns
<b>Maximum Frequency</b>						
F <sub>MAX_BUFR</sub> <sup>(1)</sup>	Regional clock tree (BUFR)	600.00	540.00	450.00	450.00	MHz

**Notes:**

1. The maximum input frequency to the BUFR is the BUFIO F<sub>MAX</sub> frequency.

**Table 42: Clock-Capable Clock Input to Output Delay With MMCM**

Symbol	Description	Device	Speed Grade				Units
			1.0V		0.9V		
			-3	-2/-2L	-1	-2L	
SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>with MMCM</i> .							
TICKOFMMCMCC	Clock-capable clock input and OUTFF <i>with MMCM</i>	XC7K70T	0.95	0.95	0.95	1.74	ns
		XC7K160T	0.96	0.96	0.96	1.78	ns
		XC7K325T	1.00	1.00	1.00	1.82	ns
		XC7K355T	1.00	1.00	1.00	1.78	ns
		XC7K410T	1.00	1.00	1.00	1.82	ns
		XC7K420T	1.07	1.07	1.07	1.82	ns
		XC7K480T	1.07	1.07	1.07	1.82	ns

**Notes:**

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. MMCM output jitter is already included in the timing calculation.

**Table 43: Clock-Capable Clock Input to Output Delay With PLL**

Symbol	Description	Device	Speed Grade				Units
			1.0V		0.9V		
			-3	-2/-2L	-1	-2L	
SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>with PLL</i> .							
TICKOFPLLCC	Clock-capable clock input and OUTFF <i>with PLL</i>	XC7K70T	0.84	0.84	0.84	1.45	ns
		XC7K160T	0.89	0.89	0.89	1.54	ns
		XC7K325T	0.89	0.89	0.89	1.54	ns
		XC7K355T	0.89	0.89	0.89	1.50	ns
		XC7K410T	0.89	0.89	0.89	1.54	ns
		XC7K420T	0.96	0.96	0.96	1.54	ns
		XC7K480T	0.96	0.96	0.96	1.54	ns

**Notes:**

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. PLL output jitter is already included in the timing calculation.

**Table 44: Pin-to-Pin, Clock-to-Out using BUFI0**

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>with BUFI0</i> .						
TICKOFC0	Clock-to-Out of I/O clock for HR I/O banks	4.93	5.52	6.20	6.97	ns
	Clock-to-Out of I/O clock for HP I/O banks	4.85	5.44	6.11	6.90	ns

**Table 52** summarizes the DC specifications of the clock input of the GTX transceiver. Consult [UG476: 7 Series FPGAs GTX/GTH Transceiver User Guide](#) for further details.

**Table 52: GTX Transceiver Clock DC Input Level Specification**

Symbol	DC Parameter	Min	Typ	Max	Units
V <sub>IDIFF</sub>	Differential peak-to-peak input voltage	250	—	2000	mV
R <sub>IN</sub>	Differential input resistance	—	100	—	Ω
C <sub>EXT</sub>	Required external AC coupling capacitor	—	100	—	nF

## GTX Transceiver Switching Characteristics

Consult [UG476: 7 Series FPGAs GTX/GTH Transceiver User Guide](#) for further information.

**Table 53: GTX Transceiver Performance**

Symbol	Description	Output Divider	Speed Grade								Units	
			1.0V				0.9V					
			-3		-2/-2L		-1 <sup>(1)</sup>		-2L <sup>(2)</sup>			
			Package Type									
			FF	FB	FF	FB	FF	FB	FF	FB		
F <sub>GTXMAX</sub> <sup>(3)</sup>	Maximum GTX transceiver data rate		12.5	6.6	10.3125	6.6	8.0	6.6	6.6	6.6	Gb/s	
F <sub>GTXMIN</sub> <sup>(3)</sup>	Minimum GTX transceiver data rate		0.500	0.500	0.500	0.500	0.500	0.500	0.500	0.500	Gb/s	
F <sub>GTXCRANGE</sub>	CPLL line rate range	1	3.2–6.6								Gb/s	
		2	1.6–3.3								Gb/s	
		4	0.8–1.65								Gb/s	
		8	0.5–0.825								Gb/s	
		16	N/A								Gb/s	
F <sub>GTXQRANGE1</sub>	QPLL line rate range 1	1	5.93–8.0	5.93–6.6	5.93–8.0	5.93–6.6	5.93–8.0	5.93–6.6	5.93–6.6		Gb/s	
		2	2.965–4.0		2.965–4.0		2.965–4.0		2.965–3.3		Gb/s	
		4	1.4825–2.0		1.4825–2.0		1.4825–2.0		1.4825–1.65		Gb/s	
		8	0.74125–1.0		0.74125–1.0		0.74125–1.0		0.74125–0.825		Gb/s	
		16	N/A		N/A		N/A		N/A		Gb/s	
F <sub>GTXQRANGE2</sub>	QPLL line rate range 2 <sup>(4)</sup>	1	9.8–12.5	N/A	9.8–10.3125	N/A	N/A		N/A		Gb/s	
		2	4.9–6.25		4.9–5.15625		N/A		N/A		Gb/s	
		4	2.45–3.125		2.45–2.578125		N/A		N/A		Gb/s	
		8	1.225–1.5625		1.225–1.2890625		N/A		N/A		Gb/s	
		16	0.6125–0.78125		0.6125–0.64453125		N/A		N/A		Gb/s	
F <sub>GCPLLRANGE</sub>	GTX transceiver CPLL frequency range		1.6–3.3		1.6–3.3		1.6–3.3		1.6–3.3		GHz	
F <sub>GQPLLRANGE1</sub>	GTX transceiver QPLL frequency range 1		5.93–8.0		5.93–8.0		5.93–8.0		5.93–6.6		GHz	

Table 56: GTX Transceiver PLL /Lock Time Adaptation

Symbol	Description	Conditions	All Speed Grades			Units
			Min	Typ	Max	
T <sub>LOCK</sub>	Initial PLL lock		—	—	1	ms
T <sub>DLOCK</sub>	Clock recovery phase acquisition and adaptation time for decision feedback equalizer (DFE).	After the PLL is locked to the reference clock, this is the time it takes to lock the clock data recovery (CDR) to the data present at the input.	—	50,000	37 x10 <sup>6</sup>	UI
	Clock recovery phase acquisition and adaptation time for low-power mode (LPM) when the DFE is disabled.		—	50,000	2.3 x10 <sup>6</sup>	UI

Table 57: GTX Transceiver User Clock Switching Characteristics<sup>(1)(2)</sup>

Symbol	Description	Conditions	Speed Grade				Units	
			1.0V		0.9V			
			-3 <sup>(3)</sup>	-2/-2L <sup>(3)</sup>	-1 <sup>(4)</sup>	-2L <sup>(5)</sup>		
F <sub>TXOUT</sub>	TXOUTCLK maximum frequency		412.54	412.54	312.50	237.53	MHz	
F <sub>RXOUT</sub>	RXOUTCLK maximum frequency		412.54	412.54	312.50	237.53	MHz	
F <sub>TXIN</sub>	TXUSRCLK maximum frequency	16-bit data path	412.54	412.54	312.50	237.53	MHz	
		32-bit data path	391.08	322.37	250.00	206.27	MHz	
F <sub>RXIN</sub>	RXUSRCLK maximum frequency	16-bit data path	412.54	412.54	312.50	237.53	MHz	
		32-bit data path	391.08	322.37	250.00	206.27	MHz	
F <sub>TXIN2</sub>	TXUSRCLK2 maximum frequency	16-bit data path	412.54	412.54	312.50	237.53	MHz	
		32-bit data path	391.08	322.37	250.00	206.27	MHz	
		64-bit data path	195.54	161.19	125.00	103.14	MHz	
F <sub>RXIN2</sub>	RXUSRCLK2 maximum frequency	16-bit data path	412.54	412.54	312.50	237.53	MHz	
		32-bit data path	391.08	322.37	250.00	206.27	MHz	
		64-bit data path	195.54	161.19	125.00	103.14	MHz	

**Notes:**

1. Clocking must be implemented as described in [UG476: 7 Series FPGAs GTX/GTH Transceiver User Guide](#).
2. These frequencies are not supported for all possible transceiver configurations.
3. For speed grades -3, -2, -2L (1.0V), a 16-bit data path can only be used for speeds less than 6.6 Gb/s.
4. For speed grade -1, a 16-bit data path can only be used for speeds less than 5.0 Gb/s.
5. For speed grade -2L (0.9V), a 16-bit data path can only be used for speeds less than 3.8 Gb/s.

Table 58: GTX Transceiver Transmitter Switching Characteristics

Symbol	Description	Condition	Min	Typ	Max	Units
F <sub>GTXTX</sub>	Serial data rate range		0.500	—	F <sub>GTXMAX</sub>	Gb/s
T <sub>RTX</sub>	TX Rise time	20%–80%	—	40	—	ps
T <sub>FTX</sub>	TX Fall time	80%–20%	—	40	—	ps
T <sub>LLSKEW</sub>	TX lane-to-lane skew <sup>(1)</sup>		—	—	500	ps
V <sub>TXOOBVDP</sub>	Electrical idle amplitude		—	—	15	mV
T <sub>TXOOBTTRANSITION</sub>	Electrical idle transition time		—	—	140	ns
TJ <sub>12.5</sub>	Total Jitter <sup>(2)(4)</sup>	12.5 Gb/s	—	—	0.28	UI
DJ <sub>12.5</sub>	Deterministic Jitter <sup>(2)(4)</sup>		—	—	0.17	UI
TJ <sub>11.18</sub>	Total Jitter <sup>(2)(4)</sup>	11.18 Gb/s	—	—	0.28	UI
DJ <sub>11.18</sub>	Deterministic Jitter <sup>(2)(4)</sup>		—	—	0.17	UI

Table 58: GTX Transceiver Transmitter Switching Characteristics (Cont'd)

Symbol	Description	Condition	Min	Typ	Max	Units
TJ <sub>10.3125</sub>	Total Jitter <sup>(2)(4)</sup>	10.3125 Gb/s	—	—	0.28	UI
DJ <sub>10.3125</sub>	Deterministic Jitter <sup>(2)(4)</sup>		—	—	0.17	UI
TJ <sub>9.953</sub>	Total Jitter <sup>(2)(4)</sup>	9.953 Gb/s	—	—	0.28	UI
DJ <sub>9.953</sub>	Deterministic Jitter <sup>(2)(4)</sup>		—	—	0.17	UI
TJ <sub>9.8</sub>	Total Jitter <sup>(2)(4)</sup>	9.8 Gb/s	—	—	0.28	UI
DJ <sub>9.8</sub>	Deterministic Jitter <sup>(2)(4)</sup>		—	—	0.17	UI
TJ <sub>8.0</sub>	Total Jitter <sup>(2)(4)</sup>	8.0 Gb/s	—	—	0.30	UI
DJ <sub>8.0</sub>	Deterministic Jitter <sup>(2)(4)</sup>		—	—	0.15	UI
TJ <sub>6.6_QPLL</sub>	Total Jitter <sup>(2)(4)</sup>	6.6 Gb/s	—	—	0.28	UI
DJ <sub>6.6_QPLL</sub>	Deterministic Jitter <sup>(2)(4)</sup>		—	—	0.17	UI
TJ <sub>6.6_CPLL</sub>	Total Jitter <sup>(3)(4)</sup>	6.6 Gb/s	—	—	0.30	UI
DJ <sub>6.6_CPLL</sub>	Deterministic Jitter <sup>(3)(4)</sup>		—	—	0.15	UI
TJ <sub>5.0</sub>	Total Jitter <sup>(3)(4)</sup>	5.0 Gb/s	—	—	0.30	UI
DJ <sub>5.0</sub>	Deterministic Jitter <sup>(3)(4)</sup>		—	—	0.15	UI
TJ <sub>4.25</sub>	Total Jitter <sup>(3)(4)</sup>	4.25 Gb/s	—	—	0.30	UI
DJ <sub>4.25</sub>	Deterministic Jitter <sup>(3)(4)</sup>		—	—	0.15	UI
TJ <sub>3.75</sub>	Total Jitter <sup>(3)(4)</sup>	3.75 Gb/s	—	—	0.30	UI
DJ <sub>3.75</sub>	Deterministic Jitter <sup>(3)(4)</sup>		—	—	0.15	UI
TJ <sub>3.2</sub>	Total Jitter <sup>(3)(4)</sup>	3.20 Gb/s <sup>(5)</sup>	—	—	0.2	UI
DJ <sub>3.2</sub>	Deterministic Jitter <sup>(3)(4)</sup>		—	—	0.1	UI
TJ <sub>3.2L</sub>	Total Jitter <sup>(3)(4)</sup>	3.20 Gb/s <sup>(6)</sup>	—	—	0.32	UI
DJ <sub>3.2L</sub>	Deterministic Jitter <sup>(3)(4)</sup>		—	—	0.16	UI
TJ <sub>2.5</sub>	Total Jitter <sup>(3)(4)</sup>	2.5 Gb/s <sup>(7)</sup>	—	—	0.20	UI
DJ <sub>2.5</sub>	Deterministic Jitter <sup>(3)(4)</sup>		—	—	0.08	UI
TJ <sub>1.25</sub>	Total Jitter <sup>(3)(4)</sup>	1.25 Gb/s <sup>(8)</sup>	—	—	0.15	UI
DJ <sub>1.25</sub>	Deterministic Jitter <sup>(3)(4)</sup>		—	—	0.06	UI
TJ <sub>500</sub>	Total Jitter <sup>(3)(4)</sup>	500 Mb/s	—	—	0.1	UI
DJ <sub>500</sub>	Deterministic Jitter <sup>(3)(4)</sup>		—	—	0.03	UI

**Notes:**

1. Using same REFCLK input with TX phase alignment enabled for up to 12 consecutive transmitters (three fully populated GTX Quads).
2. Using QPLL\_FBDIV = 40, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
3. Using CPLL\_FBDIV = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
4. All jitter values are based on a bit-error ratio of  $1e^{-12}$ .
5. CPLL frequency at 3.2 GHz and TXOUT\_DIV = 2.
6. CPLL frequency at 1.6 GHz and TXOUT\_DIV = 1.
7. CPLL frequency at 2.5 GHz and TXOUT\_DIV = 2.
8. CPLL frequency at 2.5 GHz and TXOUT\_DIV = 4.

## XADC Specifications

Table 67: XADC Specifications

Parameter	Symbol	Comments/Conditions	Min	Typ	Max	Units
$V_{CCADC} = 1.8V \pm 5\%$ , $V_{REFP} = 1.25V$ , $V_{REFN} = 0V$ , $ADCCLK = 26\text{ MHz}$ , $T_j = -40^\circ C$ to $100^\circ C$ , Typical values at $T_j=+40^\circ C$						
<b>ADC Accuracy<sup>(1)</sup></b>						
Resolution			12	–	–	Bits
Integral Nonlinearity <sup>(2)</sup>	INL		–	–	$\pm 3$	LSBs
Differential Nonlinearity	DNL	No missing codes, guaranteed monotonic	–	–	$\pm 1$	LSBs
Offset Error		Offset calibration enabled	–	–	$\pm 6$	LSBs
Gain Error		Gain calibration disabled	–	–	$\pm 0.5$	%
Offset Matching		Offset calibration enabled	–	–	4	LSBs
Gain Matching		Gain calibration disabled	–	–	0.3	%
Sample Rate			0.1	–	1	MS/s
Signal to Noise Ratio <sup>(2)</sup>	SNR	$F_{SAMPLE} = 500\text{KS/s}$ , $F_{IN} = 20\text{KHz}$	60	–	–	dB
RMS Code Noise		External 1.25V reference	–	–	2	LSBs
		On-chip reference	–	3	–	LSBs
Total Harmonic Distortion <sup>(2)</sup>	THD	$F_{SAMPLE} = 500\text{KS/s}$ , $F_{IN} = 20\text{KHz}$	–	70	–	dB
<b>ADC Accuracy at Extended Temperatures (-55°C to 125°C)</b>						
Resolution			10	–	–	Bits
Integral Nonlinearity <sup>(2)</sup>	INL		–	–	$\pm 1$	LSB (at 10 bits)
Differential Nonlinearity	DNL	No missing codes, guaranteed monotonic	–	–	$\pm 1$	
<b>Analog Inputs<sup>(3)</sup></b>						
ADC Input Ranges		Unipolar operation	0	–	1	V
		Bipolar operation	-0.5	–	+0.5	V
		Unipolar common mode range (FS input)	0	–	+0.5	V
		Bipolar common mode range (FS input)	+0.5	–	+0.6	V
Maximum External Channel Input Ranges		Adjacent channels set within these ranges should not corrupt measurements on adjacent channels	-0.1	–	$V_{CCADC}$	V
Auxiliary Channel Full Resolution Bandwidth	FRBW		250	–	–	KHz
<b>On-Chip Sensors</b>						
Temperature Sensor Error		$T_j = -40^\circ C$ to $100^\circ C$ .	–	–	$\pm 4$	°C
		$T_j = -55^\circ C$ to $+125^\circ C$	–	–	$\pm 6$	°C
Supply Sensor Error		Measurement range of $V_{CCAUX}$ 1.8V $\pm 5\%$ $T_j = -40^\circ C$ to $+100^\circ C$	–	–	$\pm 1$	%
		Measurement range of $V_{CCAUX}$ 1.8V $\pm 5\%$ $T_j = -55^\circ C$ to $+125^\circ C$	–	–	$\pm 2$	%
<b>Conversion Rate<sup>(4)</sup></b>						
Conversion Time - Continuous	$t_{CONV}$	Number of ADCCLK cycles	26	–	32	Cycles
Conversion Time - Event	$t_{CONV}$	Number of CLK cycles	–	–	21	Cycles
DRP Clock Frequency	DCLK	DRP clock frequency	8	–	250	MHz
ADC Clock Frequency	ADCCLK	Derived from DCLK	1	–	26	MHz
DCLK Duty Cycle			40	–	60	%

## Revision History

The following table shows the revision history for this document:

Date	Version	Description
03/01/11	1.0	Initial Xilinx release.
04/01/11	1.1	Added the XC7K355T, XC7K420T, and XC7K480T devices throughout data sheet. Added the extended temperature range discussion to <a href="#">page 1</a> . Updated $V_{CCAUX\_IO}$ in <a href="#">Table 2</a> . Edits to clarify <a href="#">Power-On/Off Power Supply Sequencing</a> power sequencing discussion. Added $I_{CCAUX\_IO}$ and $I_{CCBRAM}$ to <a href="#">Table 6</a> and <a href="#">Table 7</a> . Updated MMCM_ $F_{INDUTY}$ and added $F_{INJITTER}$ , $T_{OUTJITTER}$ , $T_{EXTFDVAR}$ , and <a href="#">Note 3</a> to <a href="#">Table 38</a> . Removed the SBG324 package from <a href="#">Table 50</a> . Updated the <a href="#">Notice of Disclaimer</a> .
10/04/11	1.2	Replaced -1L with -2L throughout this data sheet. Updated Min/Max values and removed Note 5 from <a href="#">Table 2</a> . Clarified <a href="#">Power-On/Off Power Supply Sequencing</a> power sequencing discussion including adding $T_{VCO2VCCAUX}$ to <a href="#">Table 8</a> . Updated $V_{ICM}$ in <a href="#">Table 12</a> and <a href="#">Table 13</a> . Added Note 1 to table 12. Updated <a href="#">Table 69</a> including adding <a href="#">Note 1</a> . Added <i>Absolute Maximum Ratings for GTX Transceivers</i> . Revised the reference clock maximum frequency ( $F_{GCLK}$ ) in <a href="#">Table 55</a> . Added <a href="#">Table 57</a> . Added LVTTL and removed SSTL135_II and SSTL15_II specifications from <a href="#">Table 19</a> . Removed HSTL_III from <a href="#">Table 20</a> . Removed the <i>I/O Standard Adjustment Measurement Methodology</i> section. Use IBIS for more accurate information and measurements. Updated $T_{IDELAYPAT\_JIT}$ in <a href="#">Table 26</a> . Added $T_{AS}/T_{AH}$ to <a href="#">Table 28</a> . Added $T_{RDCK\_DI\_WF\_NC}/T_{RCKD\_DI\_WF\_NC}$ and $T_{RDCK\_DI\_RF}/T_{RCKD\_DI\_RF}$ to <a href="#">Table 31</a> . Completely updated <a href="#">Table 68</a> . Updated the <a href="#">AC Switching Characteristics</a> in <a href="#">Table 19</a> , <a href="#">Table 20</a> , <a href="#">Table 21</a> , <a href="#">Table 22</a> , <a href="#">Table 23</a> , <a href="#">Table 24</a> , <a href="#">Table 26</a> through <a href="#">Table 38</a> , <a href="#">Table 40</a> though <a href="#">Table 37</a> , and <a href="#">Table 67</a> .
11/03/11	1.3	Revised the $V_{OCM}$ specification in <a href="#">Table 12</a> . Updated the <a href="#">AC Switching Characteristics</a> based upon the ISE 13.3 v1.02 speed specification throughout document including <a href="#">Table 19</a> and <a href="#">Table 20</a> . Added MMCM_ $T_{FBDELAY}$ while adding MMCM_ to the symbol names of a few specifications in <a href="#">Table 38</a> and PLL to the symbol names in <a href="#">Table 39</a> . In <a href="#">Table 40</a> through <a href="#">Table 47</a> , updated the pin-to-pin descriptions with the SSTL15 standard. Updated units in <a href="#">Table 49</a> .
02/13/12	1.4	Updated summary description on <a href="#">page 1</a> . In <a href="#">Table 2</a> , revised $V_{CCO}$ for the 3.3V HR I/O banks and updated $T_j$ . Added typical values to <a href="#">Table 3</a> . Updated the notes in <a href="#">Table 6</a> . Added MGTAVCC, MGTAVTT, and MGTVCCAUX power supply ramp times to <a href="#">Table 8</a> . Rearranged <a href="#">Table 9</a> , added Mobile_DDR, HSTL_I_18, HSTL_II_18, HSUL_12, SSTL135_R, SSTL15_R, and SSTL12 and removed DIFF_SSTL135, DIFF_SSTL18_I, DIFF_SSTL18_II, DIFF_HSTL_I, and DIFF_HSTL_II. Added <a href="#">Table 10</a> and <a href="#">Table 11</a> . Revised the specifications in <a href="#">Table 12</a> and <a href="#">Table 13</a> . Updated the <a href="#">eFUSE Programming Conditions</a> section and removed the endurance table. Added the <a href="#">IO_FIFO</a> <a href="#">Switching Characteristics</a> table. Revised $I_{CCADC}$ and updated <a href="#">Note 1</a> in <a href="#">Table 67</a> . Revised DDR LVDS transmitter data width in <a href="#">Table 16</a> . Updated the <a href="#">AC Switching Characteristics</a> based upon the ISE 13.4 v1.03 speed specification throughout document. Removed notes from <a href="#">Table 28</a> as they are no longer applicable. Updated specifications in <a href="#">Table 68</a> . Updated <a href="#">Note 1</a> in <a href="#">Table 37</a> . In the <a href="#">GTX Transceiver DC Input and Output Levels</a> section: Revised $V_{IN}$ , and added $I_{DCIN}$ and $I_{DCOUT}$ to <a href="#">Table 51</a> . Added <a href="#">Note 4</a> to <a href="#">Table 53</a> . In <a href="#">Table 55</a> , revised $F_{GCLK}$ , removed $T_{PHASE}$ , and added $T_{DLOCK}$ . Revised specifications and added <a href="#">Note 2</a> to <a href="#">Table 57</a> . Added <a href="#">Table 58</a> and <a href="#">Table 59</a> along with <a href="#">GTX Transceiver Protocol Jitter Characteristics</a> in <a href="#">Table 60</a> through <a href="#">Table 65</a> .
05/23/12	1.5	Reorganized entire data sheet including adding <a href="#">Table 44</a> and <a href="#">Table 48</a> . Updated $T_{SOL}$ in <a href="#">Table 1</a> . Updated $I_{BATT}$ and added $R_{IN\_TERM}$ to <a href="#">Table 3</a> . Added values to <a href="#">Table 6</a> and <a href="#">Table 7</a> . Updated <a href="#">Power-On/Off Power Supply Sequencing</a> , <a href="#">page 6</a> with regards to GTX transceivers. Updated many parameters in <a href="#">Table 9</a> including SSTL135 and SSTL135_R. Removed $V_{OX}$ column and added DIFF_HSUL_12 to <a href="#">Table 11</a> . Updated $V_{OL}$ in <a href="#">Table 12</a> . Updated <a href="#">Table 16</a> and removed notes 2 and 3. Updated <a href="#">Table 17</a> . Updated the <a href="#">AC Switching Characteristics</a> based upon the ISE 14.1 v1.04 for the -3, -2, -2L (1.0V), -1, and -2L (0.9V) speed specifications throughout the document. In <a href="#">Table 31</a> , updated <a href="#">Reset Delays</a> section including <a href="#">Note 10</a> and <a href="#">Note 11</a> . Added data for $T_{LOCK}$ and $T_{DLOCK}$ in <a href="#">Table 55</a> . Updated many of the XADC specifications in <a href="#">Table 67</a> and added <a href="#">Note 2</a> . Updated and moved <i>Dynamic Reconfiguration Port (DRP) for MMCM Before and After DCLK</i> section from <a href="#">Table 68</a> to <a href="#">Table 38</a> and <a href="#">Table 39</a> .

Date	Version	Description
07/25/12	1.6	<p>Updated the descriptions, changed <math>V_{IN}</math> and <a href="#">Note 2</a> and added <a href="#">Note 4</a> in <a href="#">Table 1</a>. In <a href="#">Table 2</a>, changed descriptions and notes, removed Note 7, changed GTX transceiver parameters and values and added <a href="#">Note 9</a>. Updated parameters in <a href="#">Table 3</a>. Added <a href="#">Table 4</a> and <a href="#">Table 5</a>.</p> <p>Changed the typical values for many of the devices in <a href="#">Table 7</a>. Updated LVCMOS12 and the SSTLs in <a href="#">Table 9</a>. Updated many of the specifications in <a href="#">Table 10</a> and <a href="#">Table 11</a>.</p> <p>Updated speed specification to v1.06 (-3, -2, -2L(1.0V), -1) and v1.05 (-2L(0.9V)) with appropriate changes to <a href="#">Table 14</a> and <a href="#">Table 15</a> including production release of the XC7K325T and the XC7K410T in the -2, -2L(1.0V), and -1 speed designations.</p> <p>Added notes and specifications to <a href="#">Table 17</a> and <a href="#">Table 18</a>.</p> <p>Updated the <a href="#">IOB Pad Input/Output/3-State</a> discussion and changed <a href="#">Table 21</a> by adding <math>T_{IOIBUFDISABLE}</math>.</p> <p>Removed many of the combinatorial delay specifications and <math>T_{CINCK}/T_{CKCIN}</math> from <a href="#">Table 28</a>.</p> <p>Rearranged <a href="#">Table 51</a> including moving some parameters to <a href="#">Table 1</a>. Added <a href="#">Table 56</a>. Updated <a href="#">Table 57</a>. In <a href="#">Table 59</a>, updated SJ Jitter Tolerance with Stressed Eye section, <a href="#">page 51</a> and <a href="#">Note 8</a>.</p> <p>Added <a href="#">Note 1</a>, <a href="#">Note 2</a>, and <a href="#">Note 3</a> to <a href="#">Table 62</a>. Added <a href="#">Note 1</a> and <a href="#">Note 2</a> to <a href="#">Table 63</a>, and line rate ranges. Updated <a href="#">Table 64</a> including adding <a href="#">Note 1</a>. Updated <a href="#">Table 65</a> including adding <a href="#">Note 1</a>.</p> <p>In <a href="#">Table 67</a> updated <a href="#">Note 1</a> and added Note 4. In <a href="#">Table 68</a>, updated <math>T_{POR}</math> and <math>F_{EMCCK}</math>.</p>
09/04/12	1.7	Updated <a href="#">Table 14</a> and <a href="#">Table 15</a> for production release of the XC7K160T in the -2, -2L(1.0V), and -1 speed designations.
09/26/12	1.8	In <a href="#">Table 2</a> , revised $V_{CCINT}$ and $V_{CCBRAM}$ and added <a href="#">Note 2</a> . Updated <a href="#">Table 14</a> and <a href="#">Table 15</a> for production release of the XC7K480T in the -2, -2L(1.0V), and -1 speed designations and the XC7K325T and XC7K410T in the -3 speed designation.
10/10/12	1.9	Updated the $I_{CCINTMIN}$ value for the XC7K355T in <a href="#">Table 7</a> . Updated <a href="#">Table 14</a> and <a href="#">Table 15</a> for production release of the XC7K420T in the -2, -2L(1.0V), and -1 speed designations.
10/25/12	2.0	<p>Updated the <a href="#">AC Switching Characteristics</a> based upon ISE 14.3 v1.07 for the -3, -2, -2L (1.0V), -1 speed specifications, and ISE 14.3 v1.06 for the -2L (0.9V) speed specifications throughout the document.</p> <p>Updated <a href="#">Table 14</a> and <a href="#">Table 15</a> for production release of the XC7K355T in the -2, -2L(1.0V), and -1 speed designations. Also updated <a href="#">Table 14</a> and <a href="#">Table 15</a> for production release of the XC7K325T and XC7K410T in the -2L (0.9V).</p> <p>Added values for <a href="#">Table 16</a> -2L (0.9V). Added package skew values to <a href="#">Table 50</a>. In <a href="#">Table 53</a>, increased -1 speed grade (FF package) <math>F_{GTXMAX}</math> value from 6.6 Gb/s to 8.0 Gb/s.</p>
10/31/12	2.1	Updated <a href="#">Table 14</a> and <a href="#">Table 15</a> for production release of the XC7K70T in the -2, -2L(1.0V), and -1 speed designations.
11/26/12	2.2	Updated <a href="#">Table 14</a> and <a href="#">Table 15</a> for production release of -3 speed designation for XC7K70T, XC7K160T, XC7K355T, XC7K420T, and XC7K480T. Removed Note 4 from <a href="#">Table 67</a> .
12/05/12	2.3	Updated <a href="#">Table 14</a> and <a href="#">Table 15</a> for production release of the -2L (0.9V) speed designation for XC7K160T, XC7K420T, and XC7K480T. Updated <a href="#">Note 1</a> in <a href="#">Table 50</a> .
12/12/12	2.4	Updated <a href="#">Table 14</a> and <a href="#">Table 15</a> for production release of the -2L (0.9V) speed designation for XC7K70T and XC7K355T. Added <a href="#">Internal Configuration Access Port</a> section to <a href="#">Table 68</a> .