



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                           |
|--------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                    |
| Number of LABs/CLBs            | 25475                                                                                                                                     |
| Number of Logic Elements/Cells | 326080                                                                                                                                    |
| Total RAM Bits                 | 16404480                                                                                                                                  |
| Number of I/O                  | 400                                                                                                                                       |
| Number of Gates                | -                                                                                                                                         |
| Voltage - Supply               | 0.97V ~ 1.03V                                                                                                                             |
| Mounting Type                  | Surface Mount                                                                                                                             |
| Operating Temperature          | -40°C ~ 100°C (TJ)                                                                                                                        |
| Package / Case                 | 676-BBGA, FCBGA                                                                                                                           |
| Supplier Device Package        | 676-FCBGA (27x27)                                                                                                                         |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/xilinx/xc7k325t-1fbg676i">https://www.e-xfl.com/product-detail/xilinx/xc7k325t-1fbg676i</a> |

Table 2: Recommended Operating Conditions <sup>(1)</sup> (Cont'd)

| Symbol                           | Description                                                                              | Min  | Typ  | Max  | Units |
|----------------------------------|------------------------------------------------------------------------------------------|------|------|------|-------|
| $V_{MGTAVTTRCAL}$ <sup>(8)</sup> | Analog supply voltage for the resistor calibration circuit of the GTX transceiver column | 1.17 | 1.2  | 1.23 | V     |
| <b>XADC</b>                      |                                                                                          |      |      |      |       |
| $V_{CCADC}$                      | XADC supply relative to GNDADC                                                           | 1.71 | 1.80 | 1.89 | V     |
| $V_{REFP}$                       | Externally supplied reference voltage                                                    | 1.20 | 1.25 | 1.30 | V     |
| <b>Temperature</b>               |                                                                                          |      |      |      |       |
| $T_j$                            | Junction temperature operating range for commercial (C) temperature devices              | 0    | –    | 85   | °C    |
|                                  | Junction temperature operating range for extended (E) temperature devices                | 0    | –    | 100  | °C    |
|                                  | Junction temperature operating range for industrial (I) temperature devices              | –40  | –    | 100  | °C    |

**Notes:**

- All voltages are relative to ground.
- $V_{CCINT}$  and  $V_{CCBRAM}$  should be connected to the same supply.
- Configuration data is retained even if  $V_{CCO}$  drops to 0V.
- Includes  $V_{CCO}$  of 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V.
- The lower absolute voltage specification always applies.
- A total of 200 mA per bank should not be exceeded.
- $V_{CCBATT}$  is required only when using bitstream encryption. If battery is not used, connect  $V_{CCBATT}$  to either ground or  $V_{CCAUX}$ .
- Each voltage listed requires the filter circuit described in [UG476: 7 Series FPGAs GTX/GTH Transceiver User Guide](#).
- For data rates  $\leq 10.3125$  Gb/s,  $V_{MGTAVCC}$  should be  $1.0V \pm 3\%$  for lower power consumption.
- For lower power consumption,  $V_{MGTAVCC}$  should be  $1.0V \pm 3\%$  over the entire CPLL frequency range.

Table 3: DC Characteristics Over Recommended Operating Conditions

| Symbol                    | Description                                                                       | Min  | Typ <sup>(1)</sup> | Max | Units   |
|---------------------------|-----------------------------------------------------------------------------------|------|--------------------|-----|---------|
| $V_{DRINT}$               | Data retention $V_{CCINT}$ voltage (below which configuration data might be lost) | 0.75 | –                  | –   | V       |
| $V_{DRI}$                 | Data retention $V_{CCAUX}$ voltage (below which configuration data might be lost) | 1.5  | –                  | –   | V       |
| $I_{REF}$                 | $V_{REF}$ leakage current per pin                                                 | –    | –                  | 15  | $\mu A$ |
| $I_L$                     | Input or output leakage current per pin (sample-tested)                           | –    | –                  | 15  | $\mu A$ |
| $C_{IN}$ <sup>(2)</sup>   | Die input capacitance at the pad                                                  | –    | –                  | 8   | pF      |
| $I_{RPU}$                 | Pad pull-up (when selected) @ $V_{IN} = 0V$ , $V_{CCO} = 3.3V$                    | 90   | –                  | 330 | $\mu A$ |
|                           | Pad pull-up (when selected) @ $V_{IN} = 0V$ , $V_{CCO} = 2.5V$                    | 68   | –                  | 250 | $\mu A$ |
|                           | Pad pull-up (when selected) @ $V_{IN} = 0V$ , $V_{CCO} = 1.8V$                    | 34   | –                  | 220 | $\mu A$ |
|                           | Pad pull-up (when selected) @ $V_{IN} = 0V$ , $V_{CCO} = 1.5V$                    | 23   | –                  | 150 | $\mu A$ |
|                           | Pad pull-up (when selected) @ $V_{IN} = 0V$ , $V_{CCO} = 1.2V$                    | 12   | –                  | 120 | $\mu A$ |
| $I_{RPD}$                 | Pad pull-down (when selected) @ $V_{IN} = 3.3V$                                   | 68   | –                  | 330 | $\mu A$ |
|                           | Pad pull-down (when selected) @ $V_{IN} = 1.8V$                                   | 45   | –                  | 180 | $\mu A$ |
| $I_{CCADC}$               | Analog supply current, analog circuits in powered up state                        | –    | –                  | 25  | mA      |
| $I_{BATT}$ <sup>(3)</sup> | Battery supply current                                                            | –    | –                  | 150 | nA      |

Table 3: DC Characteristics Over Recommended Operating Conditions (Cont'd)

| Symbol               | Description                                                                                                                                                                 | Min | Typ <sup>(1)</sup> | Max | Units    |
|----------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|--------------------|-----|----------|
| $R_{IN\_TERM}^{(4)}$ | Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ (UNTUNED_SPLIT_40) for commercial (C), industrial (I), and extended (E) temperature devices | 28  | 40                 | 55  | $\Omega$ |
|                      | Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ (UNTUNED_SPLIT_50) for commercial (C), industrial (I), and extended (E) temperature devices | 35  | 50                 | 65  | $\Omega$ |
|                      | Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ (UNTUNED_SPLIT_60) for commercial (C), industrial (I), and extended (E) temperature devices | 44  | 60                 | 83  | $\Omega$ |
| n                    | Temperature diode ideality factor                                                                                                                                           | —   | 1.010              | —   | —        |
| r                    | Temperature diode series resistance                                                                                                                                         | —   | 2                  | —   | $\Omega$ |

**Notes:**

1. Typical values are specified at nominal voltage, 25°C.
2. This measurement represents the die capacitance at the pad, not including the package.
3. Maximum value specified for worst case process at 25°C.
4. Termination resistance to a  $V_{CCO}/2$  level.

Table 4: Maximum Allowed AC Voltage Overshoot and Undershoot for 3.3V HR I/O Banks<sup>(1)</sup>

| AC Voltage Overshoot | % of UI @–40°C to 100°C | AC Voltage Undershoot | % of UI @–40°C to 100°C |
|----------------------|-------------------------|-----------------------|-------------------------|
| $V_{CCO} + 0.40$     | 100                     | –0.40                 | 100                     |
| $V_{CCO} + 0.45$     | 100                     | –0.45                 | 61.7                    |
| $V_{CCO} + 0.50$     | 100                     | –0.50                 | 25.8                    |
| $V_{CCO} + 0.55$     | 100                     | –0.55                 | 11.0                    |
| $V_{CCO} + 0.60$     | 46.6                    | –0.60                 | 4.77                    |
| $V_{CCO} + 0.65$     | 21.2                    | –0.65                 | 2.10                    |
| $V_{CCO} + 0.70$     | 9.75                    | –0.70                 | 0.94                    |
| $V_{CCO} + 0.75$     | 4.55                    | –0.75                 | 0.43                    |
| $V_{CCO} + 0.80$     | 2.15                    | –0.80                 | 0.20                    |
| $V_{CCO} + 0.85$     | 1.02                    | –0.85                 | 0.09                    |
| $V_{CCO} + 0.90$     | 0.49                    | –0.90                 | 0.04                    |
| $V_{CCO} + 0.95$     | 0.24                    | –0.95                 | 0.02                    |

**Notes:**

1. A total of 200 mA per bank should not be exceeded.

Table 5: Maximum Allowed AC Voltage Overshoot and Undershoot for 1.8V HP I/O Banks<sup>(1)(2)</sup>

| AC Voltage Overshoot | % of UI @–40°C to 100°C | AC Voltage Undershoot | % of UI @–40°C to 100°C |
|----------------------|-------------------------|-----------------------|-------------------------|
| $V_{CCO} + 0.40$     | 100                     | –0.40                 | 100                     |
| $V_{CCO} + 0.45$     | 100                     | –0.45                 | 100                     |
| $V_{CCO} + 0.50$     | 100                     | –0.50                 | 100                     |
| $V_{CCO} + 0.55$     | 100                     | –0.55                 | 100                     |
| $V_{CCO} + 0.60$     | 50.0                    | –0.60                 | 50.0                    |
| $V_{CCO} + 0.65$     | 50.0                    | –0.65                 | 50.0                    |
| $V_{CCO} + 0.70$     | 47.0                    | –0.70                 | 50.0                    |
| $V_{CCO} + 0.75$     | 21.2                    | –0.75                 | 50.0                    |

Table 7 shows the minimum current, in addition to  $I_{CCQ}$ , that are required by Kintex-7 devices for proper power-on and configuration. If the current minimums shown in Table 6 and Table 7 are met, the device powers on after all five supplies have passed through their power-on reset threshold voltages. The FPGA must not be configured until after  $V_{CCINT}$  is applied.

Once initialized and configured, use the XPower tools to estimate current drain on these supplies.

Table 7: Power-On Current for Kintex-7 Devices

| Device   | $I_{CCINTMIN}$<br>Typ <sup>(1)</sup> | $I_{CCAUXMIN}$<br>Typ <sup>(1)</sup> | $I_{CCOMIN}$<br>Typ <sup>(1)</sup> | $I_{CCAUX\_IOMIN}$<br>Typ <sup>(1)</sup> | $I_{CCBRAMMIN}$<br>Typ <sup>(1)</sup> | Units |
|----------|--------------------------------------|--------------------------------------|------------------------------------|------------------------------------------|---------------------------------------|-------|
| XC7K70T  | $I_{CCINTQ} + 450$                   | $I_{CCAUXQ} + 40$                    | $I_{CCOQ} + 40$ mA per bank        | $I_{CCOAXIOQ} + 40$ mA per bank          | $I_{CCBRAMQ} + 40$                    | mA    |
| XC7K160T | $I_{CCINTQ} + 550$                   | $I_{CCAUXQ} + 50$                    | $I_{CCOQ} + 40$ mA per bank        | $I_{CCOAXIOQ} + 40$ mA per bank          | $I_{CCBRAMQ} + 40$                    | mA    |
| XC7K325T | $I_{CCINTQ} + 600$                   | $I_{CCAUXQ} + 80$                    | $I_{CCOQ} + 40$ mA per bank        | $I_{CCOAXIOQ} + 40$ mA per bank          | $I_{CCBRAMQ} + 40$                    | mA    |
| XC7K355T | $I_{CCINTQ} + 1450$                  | $I_{CCAUXQ} + 109$                   | $I_{CCOQ} + 40$ mA per bank        | $I_{CCOAXIOQ} + 40$ mA per bank          | $I_{CCBRAMQ} + 81$                    | mA    |
| XC7K410T | $I_{CCINTQ} + 1500$                  | $I_{CCAUXQ} + 125$                   | $I_{CCOQ} + 40$ mA per bank        | $I_{CCOAXIOQ} + 40$ mA per bank          | $I_{CCBRAMQ} + 90$                    | mA    |
| XC7K420T | $I_{CCINTQ} + 2200$                  | $I_{CCAUXQ} + 180$                   | $I_{CCOQ} + 40$ mA per bank        | $I_{CCOAXIOQ} + 40$ mA per bank          | $I_{CCBRAMQ} + 108$                   | mA    |
| XC7K480T | $I_{CCINTQ} + 2200$                  | $I_{CCAUXQ} + 180$                   | $I_{CCOQ} + 40$ mA per bank        | $I_{CCOAXIOQ} + 40$ mA per bank          | $I_{CCBRAMQ} + 108$                   | mA    |

**Notes:**

- Typical values are specified at nominal voltage, 25°C.
- Use the XPower Estimator (XPE) spreadsheet tool (download at <http://www.xilinx.com/power>) to calculate maximum power-on currents.

Table 8: Power Supply Ramp Time

| Symbol            | Description                                                     | Conditions                 | Min | Max | Units |
|-------------------|-----------------------------------------------------------------|----------------------------|-----|-----|-------|
| $T_{VCCINT}$      | Ramp time from GND to 90% of $V_{CCINT}$                        |                            | 0.2 | 50  | ms    |
| $T_{VCCO}$        | Ramp time from GND to 90% of $V_{CCO}$                          |                            | 0.2 | 50  | ms    |
| $T_{VCCAUX}$      | Ramp time from GND to 90% of $V_{CCAUX}$                        |                            | 0.2 | 50  | ms    |
| $T_{VCCAUX\_IO}$  | Ramp time from GND to 90% of $V_{CCAUX\_IO}$                    |                            | 0.2 | 50  | ms    |
| $T_{VCCBRAM}$     | Ramp time from GND to 90% of $V_{CCBRAM}$                       |                            | 0.2 | 50  | ms    |
| $T_{VCCO2VCCAUX}$ | Allowed time per power cycle for $V_{CCO} - V_{CCAUX} > 2.625V$ | $T_J = 100^{\circ}C^{(1)}$ | –   | 500 | ms    |
|                   |                                                                 | $T_J = 85^{\circ}C^{(1)}$  | –   | 800 |       |
| $T_{MGTAVCC}$     | Ramp time from GND to 90% of $V_{MGTAVCC}$                      |                            | 0.2 | 50  | ms    |
| $T_{MGTAVTT}$     | Ramp time from GND to 90% of $V_{MGTAVTT}$                      |                            | 0.2 | 50  | ms    |
| $T_{MGTVCCAUX}$   | Ramp time from GND to 90% of $V_{MGTVCCAUX}$                    |                            | 0.2 | 50  | ms    |

**Notes:**

- Based on 240,000 power cycles with nominal  $V_{CCO}$  of 3.3V or 36,500 power cycles with a worst case  $V_{CCO}$  of 3.465V.

## LVDS DC Specifications (LVDS\_25)

The LVDS\_25 standard is available in the HR I/O banks. See [UG471: 7 Series FPGAs SelectIO Resources User Guide](#) for more information.

Table 12: LVDS\_25 DC Specifications

| Symbol      | DC Parameter                                                                                                 | Conditions                                              | Min   | Typ   | Max   | Units |
|-------------|--------------------------------------------------------------------------------------------------------------|---------------------------------------------------------|-------|-------|-------|-------|
| $V_{CCO}$   | Supply Voltage                                                                                               |                                                         | 2.375 | 2.500 | 2.625 | V     |
| $V_{OH}$    | Output High Voltage for Q and $\overline{Q}$                                                                 | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | –     | –     | 1.675 | V     |
| $V_{OL}$    | Output Low Voltage for Q and $\overline{Q}$                                                                  | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 0.700 | –     | –     | V     |
| $V_{ODIFF}$ | Differential Output Voltage (Q – $\overline{Q}$ ),<br>Q = High ( $\overline{Q} - Q$ ), $\overline{Q}$ = High | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 247   | 350   | 600   | mV    |
| $V_{OCM}$   | Output Common-Mode Voltage                                                                                   | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 1.000 | 1.250 | 1.425 | V     |
| $V_{IDIFF}$ | Differential Input Voltage (Q – $\overline{Q}$ ),<br>Q = High ( $\overline{Q} - Q$ ), $\overline{Q}$ = High  |                                                         | 100   | 350   | 600   | mV    |
| $V_{ICM}$   | Input Common-Mode Voltage                                                                                    |                                                         | 0.300 | 1.200 | 1.425 | V     |

## LVDS DC Specifications (LVDS)

The LVDS standard is available in the HP I/O banks. See [UG471: 7 Series FPGAs SelectIO Resources User Guide](#) for more information.

Table 13: LVDS DC Specifications

| Symbol      | DC Parameter                                                                                                 | Conditions                                              | Min   | Typ   | Max   | Units |
|-------------|--------------------------------------------------------------------------------------------------------------|---------------------------------------------------------|-------|-------|-------|-------|
| $V_{CCO}$   | Supply Voltage                                                                                               |                                                         | 1.710 | 1.800 | 1.890 | V     |
| $V_{OH}$    | Output High Voltage for Q and $\overline{Q}$                                                                 | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | –     | –     | 1.675 | V     |
| $V_{OL}$    | Output Low Voltage for Q and $\overline{Q}$                                                                  | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 0.825 | –     | –     | V     |
| $V_{ODIFF}$ | Differential Output Voltage (Q – $\overline{Q}$ ),<br>Q = High ( $\overline{Q} - Q$ ), $\overline{Q}$ = High | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 247   | 350   | 600   | mV    |
| $V_{OCM}$   | Output Common-Mode Voltage                                                                                   | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 1.000 | 1.250 | 1.425 | V     |
| $V_{IDIFF}$ | Differential Input Voltage (Q – $\overline{Q}$ ),<br>Q = High ( $\overline{Q} - Q$ ), $\overline{Q}$ = High  | Common-mode input voltage = 1.25V                       | 100   | 350   | 600   | mV    |
| $V_{ICM}$   | Input Common-Mode Voltage                                                                                    | Differential input voltage = $\pm 350$ mV               | 0.300 | 1.200 | 1.425 | V     |

Table 17: Maximum Physical Interface (PHY) Rate for Memory Interfaces (FFG Packages)<sup>(1)(2)</sup>

| Memory Standard           | I/O Bank Type | V <sub>CCAUX_IO</sub> | Speed Grade |        |      |      | Units |
|---------------------------|---------------|-----------------------|-------------|--------|------|------|-------|
|                           |               |                       | 1.0V        |        |      | 0.9V |       |
|                           |               |                       | -3          | -2/-2L | -1   | -2L  |       |
| 4:1 Memory Controllers    |               |                       |             |        |      |      |       |
| DDR3                      | HP            | 2.0V                  | 1866        | 1866   | 1600 | 1333 | Mb/s  |
|                           | HP            | 1.8V                  | 1600        | 1333   | 1066 | 1066 | Mb/s  |
|                           | HR            | N/A                   | 1066        | 1066   | 800  | 800  | Mb/s  |
| DDR3L                     | HP            | 2.0V                  | 1600        | 1600   | 1333 | 1066 | Mb/s  |
|                           | HP            | 1.8V                  | 1333        | 1066   | 800  | 800  | Mb/s  |
|                           | HR            | N/A                   | 800         | 800    | 667  | 667  | Mb/s  |
| DDR2                      | HP            | 2.0V                  | 800         | 800    | 800  | 800  | Mb/s  |
|                           | HP            | 1.8V                  | 800         | 800    | 800  | 800  | Mb/s  |
|                           | HR            | N/A                   | 800         | 800    | 800  | 800  | Mb/s  |
| RLDRAM III <sup>(3)</sup> | HP            | 2.0V                  | 800         | 667    | 667  | 533  | MHz   |
|                           | HP            | 1.8V                  | 550         | 500    | 450  | 450  | MHz   |
|                           | HR            | N/A                   | N/A         |        |      |      |       |
| 2:1 Memory Controllers    |               |                       |             |        |      |      |       |
| DDR3                      | HP            | 2.0V                  | 1066        | 1066   | 800  | 800  | Mb/s  |
|                           | HP            | 1.8V                  | 1066        | 1066   | 800  | 800  | Mb/s  |
|                           | HR            | N/A                   | 1066        | 1066   | 800  | 800  | Mb/s  |
| DDR3L                     | HP            | 2.0V                  | 1066        | 1066   | 800  | 800  | Mb/s  |
|                           | HP            | 1.8V                  | 1066        | 1066   | 800  | 800  | Mb/s  |
|                           | HR            | N/A                   | 800         | 800    | 667  | 667  | Mb/s  |
| DDR2                      | HP            | 2.0V                  | 800         | 800    | 800  | 800  | Mb/s  |
|                           | HP            | 1.8V                  |             |        |      |      |       |
|                           | HR            | N/A                   |             |        |      |      |       |
| QDR II+ <sup>(4)</sup>    | HP            | 2.0V                  | 550         | 500    | 450  | 450  | MHz   |
|                           | HP            | 1.8V                  |             |        |      |      |       |
|                           | HR            | N/A                   |             |        |      |      |       |
| RLDRAM II                 | HP            | 2.0V                  | 533         | 500    | 450  | 450  | MHz   |
|                           | HP            | 1.8V                  |             |        |      |      |       |
|                           | HR            | N/A                   |             |        |      |      |       |
| LPDDR2 <sup>(3)</sup>     | HP            | 2.0V                  | 800         | 800    | 800  | 800  | Mb/s  |
|                           | HP            | 1.8V                  | 800         | 800    | 800  | 800  | Mb/s  |
|                           | HR            | N/A                   | 800         | 667    | 667  | 667  | Mb/s  |

**Notes:**

1. V<sub>REF</sub> tracking is required. For more information, see [UG586](#), 7 Series FPGAs Memory Interface Solutions User Guide.
2. When using the internal V<sub>REF</sub> the maximum data rate is 800 Mb/s (400 MHz).
3. RLDRAM III (BL = 4, BL = 8) and LPDDR2 specifications have not been validated with memory IP.
4. The maximum QDRII+ performance specifications are for burst-length 4 (BL = 4) implementations. Burst length 2 (BL = 2) implementations are limited to 333 MHz for all speed grades and I/O bank types.

Table 19: 3.3V IOB High Range (HR) Switching Characteristics (Cont'd)

| I/O Standard                 | T <sub>IOP1</sub> |        |      |      | T <sub>IOP0</sub> |        |      |      | T <sub>IOTP</sub> |        |      |      | Units |
|------------------------------|-------------------|--------|------|------|-------------------|--------|------|------|-------------------|--------|------|------|-------|
|                              | Speed Grade       |        |      |      | Speed Grade       |        |      |      | Speed Grade       |        |      |      |       |
|                              | 1.0V              |        |      | 0.9V | 1.0V              |        |      | 0.9V | 1.0V              |        |      | 0.9V |       |
|                              | -3                | -2/-2L | -1   | -2L  | -3                | -2/-2L | -1   | -2L  | -3                | -2/-2L | -1   | -2L  |       |
| HSTL_I_F                     | 0.61              | 0.64   | 0.73 | 0.79 | 1.10              | 1.19   | 1.23 | 1.41 | 1.86              | 2.05   | 2.22 | 1.92 | ns    |
| HSTL_II_F                    | 0.61              | 0.64   | 0.73 | 0.78 | 1.05              | 1.18   | 1.28 | 1.42 | 1.81              | 2.04   | 2.27 | 1.94 | ns    |
| HSTL_I_18_F                  | 0.64              | 0.67   | 0.76 | 0.79 | 1.05              | 1.18   | 1.28 | 1.44 | 1.81              | 2.04   | 2.27 | 1.95 | ns    |
| HSTL_II_18_F                 | 0.64              | 0.67   | 0.76 | 0.79 | 1.03              | 1.14   | 1.23 | 1.42 | 1.79              | 2.00   | 2.22 | 1.94 | ns    |
| DIFF_HSTL_I_F                | 0.63              | 0.67   | 0.77 | 0.78 | 1.09              | 1.18   | 1.22 | 1.48 | 1.85              | 2.04   | 2.21 | 2.00 | ns    |
| DIFF_HSTL_II_F               | 0.63              | 0.67   | 0.77 | 0.79 | 1.02              | 1.11   | 1.14 | 1.48 | 1.78              | 1.97   | 2.13 | 2.00 | ns    |
| DIFF_HSTL_I_18_F             | 0.65              | 0.69   | 0.78 | 0.79 | 1.08              | 1.17   | 1.21 | 1.48 | 1.84              | 2.03   | 2.20 | 2.00 | ns    |
| DIFF_HSTL_II_18_F            | 0.65              | 0.69   | 0.78 | 0.81 | 1.01              | 1.10   | 1.13 | 1.48 | 1.77              | 1.96   | 2.12 | 2.00 | ns    |
| LVC MOS33_S4                 | 1.31              | 1.40   | 1.60 | 1.54 | 5.23              | 5.61   | 6.09 | 4.13 | 5.99              | 6.47   | 7.08 | 4.64 | ns    |
| LVC MOS33_S8                 | 1.31              | 1.40   | 1.60 | 1.54 | 4.46              | 4.85   | 5.33 | 3.84 | 5.22              | 5.71   | 6.32 | 4.36 | ns    |
| LVC MOS33_S12                | 1.31              | 1.40   | 1.60 | 1.54 | 3.46              | 3.89   | 4.42 | 3.41 | 4.22              | 4.75   | 5.41 | 3.92 | ns    |
| LVC MOS33_S16                | 1.31              | 1.40   | 1.60 | 1.54 | 3.06              | 3.43   | 3.88 | 3.72 | 3.82              | 4.29   | 4.87 | 4.23 | ns    |
| LVC MOS33_F4                 | 1.31              | 1.40   | 1.60 | 1.54 | 4.70              | 5.01   | 5.36 | 3.58 | 5.46              | 5.87   | 6.35 | 4.09 | ns    |
| LVC MOS33_F8                 | 1.31              | 1.40   | 1.60 | 1.54 | 3.62              | 4.04   | 4.56 | 3.06 | 4.38              | 4.90   | 5.55 | 3.58 | ns    |
| LVC MOS33_F12                | 1.31              | 1.40   | 1.60 | 1.54 | 2.57              | 2.85   | 3.15 | 2.88 | 3.33              | 3.71   | 4.14 | 3.39 | ns    |
| LVC MOS33_F16                | 1.31              | 1.40   | 1.60 | 1.54 | 2.44              | 2.69   | 2.96 | 2.88 | 3.20              | 3.55   | 3.95 | 3.39 | ns    |
| LVC MOS25_S4                 | 1.08              | 1.16   | 1.32 | 1.36 | 4.49              | 4.80   | 5.16 | 3.44 | 5.25              | 5.66   | 6.15 | 3.95 | ns    |
| LVC MOS25_S8                 | 1.08              | 1.16   | 1.32 | 1.36 | 3.66              | 4.04   | 4.49 | 3.20 | 4.42              | 4.90   | 5.48 | 3.72 | ns    |
| LVC MOS25_S12                | 1.08              | 1.16   | 1.32 | 1.36 | 2.77              | 3.10   | 3.49 | 2.80 | 3.53              | 3.96   | 4.48 | 3.31 | ns    |
| LVC MOS25_S16                | 1.08              | 1.16   | 1.32 | 1.36 | 3.24              | 3.62   | 4.09 | 3.14 | 4.00              | 4.48   | 5.08 | 3.66 | ns    |
| LVC MOS25_F4                 | 1.08              | 1.16   | 1.32 | 1.36 | 3.96              | 4.31   | 4.72 | 3.06 | 4.72              | 5.17   | 5.71 | 3.58 | ns    |
| LVC MOS25_F8                 | 1.08              | 1.16   | 1.32 | 1.36 | 2.43              | 2.87   | 3.42 | 2.50 | 3.19              | 3.73   | 4.41 | 3.02 | ns    |
| LVC MOS25_F12                | 1.08              | 1.16   | 1.32 | 1.36 | 2.23              | 2.63   | 3.13 | 2.48 | 2.99              | 3.49   | 4.12 | 3.00 | ns    |
| LVC MOS25_F16                | 1.08              | 1.16   | 1.32 | 1.36 | 1.92              | 2.17   | 2.45 | 2.33 | 2.68              | 3.03   | 3.44 | 2.84 | ns    |
| LVC MOS18_S4                 | 0.64              | 0.66   | 0.74 | 0.87 | 3.24              | 3.45   | 3.66 | 1.91 | 4.00              | 4.31   | 4.65 | 2.42 | ns    |
| LVC MOS18_S8                 | 0.64              | 0.66   | 0.74 | 0.87 | 2.58              | 2.91   | 3.31 | 2.50 | 3.34              | 3.77   | 4.30 | 3.02 | ns    |
| LVC MOS18_S12                | 0.64              | 0.66   | 0.74 | 0.87 | 2.58              | 2.91   | 3.31 | 2.50 | 3.34              | 3.77   | 4.30 | 3.02 | ns    |
| LVC MOS18_S16                | 0.64              | 0.66   | 0.74 | 0.87 | 1.82              | 2.03   | 2.24 | 1.84 | 2.58              | 2.89   | 3.23 | 2.36 | ns    |
| LVC MOS18_S24 <sup>(1)</sup> | 0.64              | 0.66   | 0.74 | 0.87 | 1.74              | 1.92   | 2.08 | 1.92 | 2.50              | 2.78   | 3.07 | 2.44 | ns    |
| LVC MOS18_F4                 | 0.64              | 0.66   | 0.74 | 0.87 | 3.12              | 3.31   | 3.49 | 1.77 | 3.88              | 4.17   | 4.48 | 2.28 | ns    |
| LVC MOS18_F8                 | 0.64              | 0.66   | 0.74 | 0.87 | 1.91              | 2.13   | 2.36 | 2.00 | 2.67              | 2.99   | 3.35 | 2.52 | ns    |
| LVC MOS18_F12                | 0.64              | 0.66   | 0.74 | 0.87 | 1.91              | 2.13   | 2.36 | 2.00 | 2.67              | 2.99   | 3.35 | 2.52 | ns    |
| LVC MOS18_F16                | 0.64              | 0.66   | 0.74 | 0.87 | 1.52              | 1.68   | 1.81 | 1.72 | 2.28              | 2.54   | 2.80 | 2.23 | ns    |
| LVC MOS18_F24 <sup>(1)</sup> | 0.64              | 0.66   | 0.74 | 0.87 | 1.34              | 1.46   | 1.55 | 1.66 | 2.10              | 2.32   | 2.54 | 2.17 | ns    |
| LVC MOS15_S4                 | 0.66              | 0.69   | 0.81 | 0.90 | 3.48              | 3.74   | 4.03 | 2.22 | 4.24              | 4.60   | 5.02 | 2.73 | ns    |
| LVC MOS15_S8                 | 0.66              | 0.69   | 0.81 | 0.90 | 2.37              | 2.67   | 3.01 | 2.41 | 3.13              | 3.53   | 4.00 | 2.92 | ns    |
| LVC MOS15_S12                | 0.66              | 0.69   | 0.81 | 0.90 | 1.83              | 2.03   | 2.23 | 1.91 | 2.59              | 2.89   | 3.22 | 2.42 | ns    |

Table 20: 1.8V IOB High Performance (HP) Switching Characteristics

| I/O Standard            | T <sub>IOPI</sub> |        |      |      | T <sub>IOOP</sub> |        |      |      | T <sub>IOTP</sub> |        |      |      | Units |
|-------------------------|-------------------|--------|------|------|-------------------|--------|------|------|-------------------|--------|------|------|-------|
|                         | Speed Grade       |        |      |      | Speed Grade       |        |      |      | Speed Grade       |        |      |      |       |
|                         | 1.0V              |        |      | 0.9V | 1.0V              |        |      | 0.9V | 1.0V              |        |      | 0.9V |       |
|                         | -3                | -2/-2L | -1   | -2L  | -3                | -2/-2L | -1   | -2L  | -3                | -2/-2L | -1   | -2L  |       |
| LVDS                    | 0.75              | 0.79   | 0.92 | 0.89 | 1.05              | 1.17   | 1.24 | 1.43 | 1.68              | 1.92   | 2.06 | 2.04 | ns    |
| HSUL_12                 | 0.69              | 0.72   | 0.82 | 0.95 | 1.65              | 1.84   | 2.05 | 1.80 | 2.29              | 2.59   | 2.87 | 2.41 | ns    |
| DIFF_HSUL_12            | 0.69              | 0.72   | 0.82 | 0.92 | 1.65              | 1.84   | 2.05 | 1.47 | 2.29              | 2.59   | 2.87 | 2.08 | ns    |
| HSTL_I_S                | 0.68              | 0.72   | 0.82 | 0.84 | 1.15              | 1.28   | 1.38 | 1.46 | 1.79              | 2.03   | 2.20 | 2.07 | ns    |
| HSTL_II_S               | 0.68              | 0.72   | 0.82 | 0.84 | 1.05              | 1.17   | 1.26 | 1.44 | 1.69              | 1.93   | 2.08 | 2.05 | ns    |
| HSTL_I_18_S             | 0.70              | 0.72   | 0.82 | 0.86 | 1.12              | 1.24   | 1.34 | 1.41 | 1.75              | 2.00   | 2.16 | 2.02 | ns    |
| HSTL_II_18_S            | 0.70              | 0.72   | 0.82 | 0.86 | 1.06              | 1.18   | 1.26 | 1.44 | 1.70              | 1.94   | 2.08 | 2.05 | ns    |
| HSTL_I_12_S             | 0.68              | 0.72   | 0.82 | 0.94 | 1.14              | 1.27   | 1.37 | 1.43 | 1.78              | 2.02   | 2.20 | 2.04 | ns    |
| HSTL_I_DCI_S            | 0.68              | 0.72   | 0.82 | 0.78 | 1.11              | 1.23   | 1.33 | 1.36 | 1.74              | 1.99   | 2.15 | 1.98 | ns    |
| HSTL_II_DCI_S           | 0.68              | 0.72   | 0.82 | 0.78 | 1.05              | 1.17   | 1.26 | 1.33 | 1.69              | 1.93   | 2.08 | 1.94 | ns    |
| HSTL_II_T_DCI_S         | 0.70              | 0.72   | 0.82 | 0.76 | 1.15              | 1.28   | 1.38 | 1.40 | 1.78              | 2.03   | 2.20 | 2.01 | ns    |
| HSTL_I_DCI_18_S         | 0.70              | 0.72   | 0.82 | 0.76 | 1.11              | 1.23   | 1.33 | 1.36 | 1.74              | 1.99   | 2.15 | 1.98 | ns    |
| HSTL_II_DCI_18_S        | 0.70              | 0.72   | 0.82 | 0.76 | 1.05              | 1.16   | 1.24 | 1.32 | 1.69              | 1.92   | 2.06 | 1.93 | ns    |
| HSTL_II_T_DCI_18_S      | 0.70              | 0.72   | 0.82 | 0.76 | 1.11              | 1.23   | 1.33 | 1.36 | 1.74              | 1.99   | 2.15 | 1.98 | ns    |
| DIFF_HSTL_I_S           | 0.75              | 0.79   | 0.92 | 0.89 | 1.15              | 1.28   | 1.38 | 1.47 | 1.79              | 2.03   | 2.20 | 2.08 | ns    |
| DIFF_HSTL_II_S          | 0.75              | 0.79   | 0.92 | 0.89 | 1.05              | 1.17   | 1.26 | 1.47 | 1.69              | 1.93   | 2.08 | 2.08 | ns    |
| DIFF_HSTL_I_DCI_S       | 0.75              | 0.79   | 0.92 | 0.76 | 1.15              | 1.28   | 1.38 | 1.47 | 1.78              | 2.03   | 2.20 | 2.08 | ns    |
| DIFF_HSTL_II_DCI_S      | 0.75              | 0.79   | 0.92 | 0.76 | 1.05              | 1.17   | 1.26 | 1.40 | 1.69              | 1.93   | 2.08 | 2.01 | ns    |
| DIFF_HSTL_I_18_S        | 0.75              | 0.79   | 0.92 | 0.89 | 1.12              | 1.24   | 1.34 | 1.46 | 1.75              | 2.00   | 2.16 | 2.07 | ns    |
| DIFF_HSTL_II_18_S       | 0.75              | 0.79   | 0.92 | 0.89 | 1.06              | 1.18   | 1.26 | 1.47 | 1.70              | 1.94   | 2.08 | 2.08 | ns    |
| DIFF_HSTL_I_DCI_18_S    | 0.75              | 0.79   | 0.92 | 0.75 | 1.11              | 1.23   | 1.33 | 1.46 | 1.74              | 1.99   | 2.15 | 2.07 | ns    |
| DIFF_HSTL_II_DCI_18_S   | 0.75              | 0.79   | 0.92 | 0.75 | 1.05              | 1.16   | 1.24 | 1.41 | 1.69              | 1.92   | 2.06 | 2.02 | ns    |
| DIFF_HSTL_II_T_DCI_18_S | 0.75              | 0.79   | 0.92 | 0.76 | 1.11              | 1.23   | 1.33 | 1.46 | 1.74              | 1.99   | 2.15 | 2.07 | ns    |
| HSTL_I_F                | 0.68              | 0.72   | 0.82 | 0.84 | 1.02              | 1.14   | 1.22 | 1.26 | 1.66              | 1.90   | 2.04 | 1.87 | ns    |
| HSTL_II_F               | 0.68              | 0.72   | 0.82 | 0.84 | 0.97              | 1.08   | 1.15 | 1.29 | 1.61              | 1.84   | 1.97 | 1.90 | ns    |
| HSTL_I_18_F             | 0.70              | 0.72   | 0.82 | 0.86 | 1.04              | 1.16   | 1.24 | 1.32 | 1.68              | 1.91   | 2.06 | 1.93 | ns    |
| HSTL_II_18_F            | 0.70              | 0.72   | 0.82 | 0.86 | 0.98              | 1.09   | 1.16 | 1.35 | 1.62              | 1.85   | 1.98 | 1.96 | ns    |
| HSTL_I_12_F             | 0.68              | 0.72   | 0.82 | 0.94 | 1.02              | 1.13   | 1.21 | 1.26 | 1.65              | 1.88   | 2.03 | 1.87 | ns    |
| HSTL_I_DCI_F            | 0.68              | 0.72   | 0.82 | 0.78 | 1.04              | 1.16   | 1.24 | 1.30 | 1.67              | 1.91   | 2.06 | 1.91 | ns    |
| HSTL_II_DCI_F           | 0.68              | 0.72   | 0.82 | 0.78 | 0.97              | 1.08   | 1.15 | 1.22 | 1.61              | 1.84   | 1.97 | 1.83 | ns    |
| HSTL_II_T_DCI_F         | 0.70              | 0.72   | 0.82 | 0.76 | 1.02              | 1.14   | 1.22 | 1.26 | 1.66              | 1.90   | 2.04 | 1.87 | ns    |
| HSTL_I_DCI_18_F         | 0.70              | 0.72   | 0.82 | 0.76 | 1.04              | 1.16   | 1.24 | 1.30 | 1.67              | 1.91   | 2.06 | 1.91 | ns    |
| HSTL_II_DCI_18_F        | 0.70              | 0.72   | 0.82 | 0.76 | 0.98              | 1.09   | 1.16 | 1.27 | 1.61              | 1.85   | 1.98 | 1.88 | ns    |
| HSTL_II_T_DCI_18_F      | 0.70              | 0.72   | 0.82 | 0.76 | 1.04              | 1.16   | 1.24 | 1.30 | 1.67              | 1.91   | 2.06 | 1.91 | ns    |
| DIFF_HSTL_I_F           | 0.75              | 0.79   | 0.92 | 0.89 | 1.02              | 1.14   | 1.22 | 1.35 | 1.66              | 1.90   | 2.04 | 1.96 | ns    |
| DIFF_HSTL_II_F          | 0.75              | 0.79   | 0.92 | 0.89 | 0.97              | 1.08   | 1.15 | 1.35 | 1.61              | 1.84   | 1.97 | 1.96 | ns    |
| DIFF_HSTL_I_DCI_F       | 0.75              | 0.79   | 0.92 | 0.76 | 1.02              | 1.14   | 1.22 | 1.35 | 1.66              | 1.90   | 2.04 | 1.96 | ns    |



## Output Serializer/Deserializer Switching Characteristics

Table 25: OSERDES Switching Characteristics

| Symbol                                                      | Description                                   | Speed Grade |            |            |            | Units |
|-------------------------------------------------------------|-----------------------------------------------|-------------|------------|------------|------------|-------|
|                                                             |                                               | 1.0V        |            |            | 0.9V       |       |
|                                                             |                                               | -3          | -2/-2L     | -1         | -2L        |       |
| Setup/Hold                                                  |                                               |             |            |            |            |       |
| T <sub>OSDCK_D</sub> /T <sub>OSCKD_D</sub>                  | D input Setup/Hold with respect to CLKDIV     | 0.37/0.02   | 0.40/0.02  | 0.55/0.02  | 0.44/−0.24 | ns    |
| T <sub>OSDCK_T</sub> /T <sub>OSCKD_T</sub> <sup>(1)</sup>   | T input Setup/Hold with respect to CLK        | 0.49/−0.15  | 0.56/−0.15 | 0.68/−0.15 | 0.67/−0.25 | ns    |
| T <sub>OSDCK_T2</sub> /T <sub>OSCKD_T2</sub> <sup>(1)</sup> | T input Setup/Hold with respect to CLKDIV     | 0.27/−0.15  | 0.30/−0.15 | 0.34/−0.15 | 0.46/−0.25 | ns    |
| T <sub>OSCCK_OCE</sub> /T <sub>OSCKC_OCE</sub>              | OCE input Setup/Hold with respect to CLK      | 0.28/0.03   | 0.29/0.03  | 0.45/0.03  | 0.35/−0.15 | ns    |
| T <sub>OSCCK_S</sub>                                        | SR (Reset) input Setup with respect to CLKDIV | 0.41        | 0.46       | 0.75       | 0.70       | ns    |
| T <sub>OSCCK_TCE</sub> /T <sub>OSCKC_TCE</sub>              | TCE input Setup/Hold with respect to CLK      | 0.28/0.01   | 0.30/0.01  | 0.45/0.01  | 0.31/−0.15 | ns    |
| Sequential Delays                                           |                                               |             |            |            |            |       |
| T <sub>OSCKO_OQ</sub>                                       | Clock to out from CLK to OQ                   | 0.35        | 0.37       | 0.42       | 0.54       | ns    |
| T <sub>OSCKO_TQ</sub>                                       | Clock to out from CLK to TQ                   | 0.41        | 0.43       | 0.49       | 0.63       | ns    |
| Combinatorial                                               |                                               |             |            |            |            |       |
| T <sub>OSDO_TTQ</sub>                                       | T input to TQ Out                             | 0.73        | 0.81       | 0.97       | 1.18       | ns    |

### Notes:

1.  $T_{OSDCK\_T2}$  and  $T_{OSCKD\_T2}$  are reported as  $T_{OSDCK\_T}/T_{OSCKD\_T}$  in TRACE report.

## Clock Buffers and Networks

Table 33: Global Clock Switching Characteristics (Including BUFGCTRL)

| Symbol                              | Description                    | Speed Grade |           |           |           | Units |
|-------------------------------------|--------------------------------|-------------|-----------|-----------|-----------|-------|
|                                     |                                | 1.0V        |           |           | 0.9V      |       |
|                                     |                                | -3          | -2/-2L    | -1        | -2L       |       |
| $T_{BCCCK\_CE}/T_{BCCCK\_CE}^{(1)}$ | CE pins Setup/Hold             | 0.12/0.30   | 0.14/0.38 | 0.26/0.38 | 0.23/0.40 | ns    |
| $T_{BCCCK\_S}/T_{BCCCK\_S}^{(1)}$   | S pins Setup/Hold              | 0.12/0.30   | 0.14/0.38 | 0.26/0.38 | 0.23/0.40 | ns    |
| $T_{BCKO\_O}^{(2)}$                 | BUFGCTRL delay from I0/I1 to O | 0.08        | 0.10      | 0.12      | 0.10      | ns    |
| <b>Maximum Frequency</b>            |                                |             |           |           |           |       |
| $F_{MAX\_BUFG}$                     | Global clock tree (BUFG)       | 741.00      | 710.00    | 625.00    | 560.00    | MHz   |

**Notes:**

1.  $T_{BCCCK\_CE}$  and  $T_{BCCCK\_S}$  must be satisfied to assure glitch-free operation of the global clock when switching between clocks. These parameters do not apply to the BUFGMUX primitive that assures glitch-free operation. The other global clock setup and hold times are optional; only needing to be satisfied if device operation requires simulation matches on a cycle-for-cycle basis when switching between clocks.
2.  $T_{BCKO\_O}$  (BUFG delay from I0 to O) values are the same as  $T_{BCKO\_O}$  values.

Table 34: Input/Output Clock Switching Characteristics (BUFIO)

| Symbol                   | Description                    | Speed Grade |        |        |        | Units |
|--------------------------|--------------------------------|-------------|--------|--------|--------|-------|
|                          |                                | 1.0V        |        |        | 0.9V   |       |
|                          |                                | -3          | -2/-2L | -1     | -2L    |       |
| $T_{BIOCKO\_O}$          | Clock to out delay from I to O | 1.04        | 1.14   | 1.32   | 1.48   | ns    |
| <b>Maximum Frequency</b> |                                |             |        |        |        |       |
| $F_{MAX\_BUFIO}$         | I/O clock tree (BUFIO)         | 800.00      | 800.00 | 710.00 | 710.00 | MHz   |

Table 35: Regional Clock Buffer Switching Characteristics (BUFR)

| Symbol                   | Description                                                     | Speed Grade |        |        |        | Units |
|--------------------------|-----------------------------------------------------------------|-------------|--------|--------|--------|-------|
|                          |                                                                 | 1.0V        |        |        | 0.9V   |       |
|                          |                                                                 | -3          | -2/-2L | -1     | -2L    |       |
| $T_{BRCKO\_O}$           | Clock to out delay from I to O                                  | 0.60        | 0.65   | 0.77   | 1.06   | ns    |
| $T_{BRCKO\_O\_BYP}$      | Clock to out delay from I to O with Divide Bypass attribute set | 0.30        | 0.32   | 0.38   | 0.57   | ns    |
| $T_{BRDO\_O}$            | Propagation delay from CLR to O                                 | 0.71        | 0.75   | 0.96   | 0.93   | ns    |
| <b>Maximum Frequency</b> |                                                                 |             |        |        |        |       |
| $F_{MAX\_BUFR}^{(1)}$    | Regional clock tree (BUFR)                                      | 600.00      | 540.00 | 450.00 | 450.00 | MHz   |

**Notes:**

1. The maximum input frequency to the BUFR is the BUFIO  $F_{MAX}$  frequency.

Table 36: Horizontal Clock Buffer Switching Characteristics (BUFH)

| Symbol                       | Description                    | Speed Grade |           |           |           | Units |
|------------------------------|--------------------------------|-------------|-----------|-----------|-----------|-------|
|                              |                                | 1.0V        |           |           | 0.9V      |       |
|                              |                                | -3          | -2/-2L    | -1        | -2L       |       |
| $T_{BHCKO\_O}$               | BUFH delay from I to O         | 0.10        | 0.11      | 0.13      | 0.12      | ns    |
| $T_{BHCK\_CE}/T_{BHCKC\_CE}$ | CE pin Setup and Hold          | 0.20/0.16   | 0.23/0.20 | 0.38/0.21 | 0.28/0.09 | ns    |
| <b>Maximum Frequency</b>     |                                |             |           |           |           |       |
| $F_{MAX\_BUFH}$              | Horizontal clock buffer (BUFH) | 741.00      | 710.00    | 625.00    | 560.00    | MHz   |

Table 37: Duty Cycle Distortion and Clock-Tree Skew

| Symbol            | Description                                            | Device   | Speed Grade |        |      |      | Units |
|-------------------|--------------------------------------------------------|----------|-------------|--------|------|------|-------|
|                   |                                                        |          | 1.0V        |        |      | 0.9V |       |
|                   |                                                        |          | -3          | -2/-2L | -1   | -2L  |       |
| $T_{DCD\_CLK}$    | Global Clock Tree Duty Cycle Distortion <sup>(1)</sup> | All      | 0.20        | 0.20   | 0.20 | 0.25 | ns    |
| $T_{CKSKEW}$      | Global Clock Tree Skew <sup>(2)</sup>                  | XC7K70T  | 0.29        | 0.40   | 0.40 | 0.47 | ns    |
|                   |                                                        | XC7K160T | 0.42        | 0.53   | 0.57 | 0.59 | ns    |
|                   |                                                        | XC7K325T | 0.59        | 0.74   | 0.79 | 0.91 | ns    |
|                   |                                                        | XC7K355T | 0.45        | 0.57   | 0.59 | 0.69 | ns    |
|                   |                                                        | XC7K410T | 0.60        | 0.74   | 0.79 | 0.91 | ns    |
|                   |                                                        | XC7K420T | 0.60        | 0.74   | 0.79 | 0.91 | ns    |
|                   |                                                        | XC7K480T | 0.60        | 0.74   | 0.79 | 0.91 | ns    |
| $T_{DCD\_BUFIO}$  | I/O clock tree duty cycle distortion                   | All      | 0.12        | 0.12   | 0.12 | 0.12 | ns    |
| $T_{BUFIO\_SKEW}$ | I/O clock tree skew across one clock region            | All      | 0.02        | 0.02   | 0.02 | 0.03 | ns    |
| $T_{DCD\_BUFR}$   | Regional clock tree duty cycle distortion              | All      | 0.15        | 0.15   | 0.15 | 0.15 | ns    |

**Notes:**

- These parameters represent the worst-case duty cycle distortion observable at the I/O flip flops. For all I/O standards, IBIS can be used to calculate any additional duty cycle distortion that might be caused by asymmetrical rise/fall times.
- The  $T_{CKSKEW}$  value represents the worst-case clock-tree skew observable between sequential I/O elements. Significantly less clock-tree skew exists for I/O registers that are close to each other and fed by the same or adjacent clock-tree branches. Use the Xilinx Timing Analyzer tools to evaluate clock skew specific to your application.

Table 38: MMCM Specification (Cont'd)

| Symbol                                                | Description        | Speed Grade |           |           |           | Units    |
|-------------------------------------------------------|--------------------|-------------|-----------|-----------|-----------|----------|
|                                                       |                    | 1.0V        |           |           | 0.9V      |          |
|                                                       |                    | -3          | -2/-2L    | -1        | -2L       |          |
| $T_{\text{MMCM DCK\_DEN}} / T_{\text{MMCM CKD\_DEN}}$ | DEN Setup/Hold     | 1.76/0.00   | 1.97/0.00 | 2.29/0.00 | 2.40/0.00 | ns, Min  |
| $T_{\text{MMCM DCK\_DWE}} / T_{\text{MMCM CKD\_DWE}}$ | DWE Setup/Hold     | 1.25/0.15   | 1.40/0.15 | 1.63/0.15 | 1.43/0.00 | ns, Min  |
| $T_{\text{MMCM CKO\_DRDY}}$                           | CLK to out of DRDY | 0.65        | 0.72      | 0.99      | 0.70      | ns, Max  |
| $F_{\text{DCK}}$                                      | DCLK frequency     | 200.00      | 200.00    | 200.00    | 100.00    | MHz, Max |

**Notes:**

1. The MMCM does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
2. The static offset is measured between any MMCM outputs with identical phase.
3. Values for this parameter are available in the Clocking Wizard.  
See [http://www.xilinx.com/products/intellectual-property/clocking\\_wizard.htm](http://www.xilinx.com/products/intellectual-property/clocking_wizard.htm).
4. Includes global clock buffer.
5. Calculated as  $F_{\text{VCO}}/128$  assuming output duty cycle is 50%.
6. When CLKOUT4\_CASCADE = TRUE, MMCM\_F<sub>OUTMIN</sub> is 0.036 MHz.

## PLL Switching Characteristics

Table 39: PLL Specification

| Symbol                         | Description                                           | Speed Grade                             |         |         |         | Units |
|--------------------------------|-------------------------------------------------------|-----------------------------------------|---------|---------|---------|-------|
|                                |                                                       | 1.0V                                    |         |         | 0.9V    |       |
|                                |                                                       | -3                                      | -2/-2L  | -1      | -2L     |       |
| PLL_F <sub>INMAX</sub>         | Maximum Input Clock Frequency                         | 1066.00                                 | 933.00  | 800.00  | 800.00  | MHz   |
| PLL_F <sub>INMIN</sub>         | Minimum Input Clock Frequency                         | 19.00                                   | 19.00   | 19.00   | 19.00   | MHz   |
| PLL_F <sub>INJITTER</sub>      | Maximum Input Clock Period Jitter                     | < 20% of clock input period or 1 ns Max |         |         |         |       |
| PLL_F <sub>INDUTY</sub>        | Allowable Input Duty Cycle: 19—49 MHz                 | 25.00                                   | 25.00   | 25.00   | 25.00   | %     |
|                                | Allowable Input Duty Cycle: 50—199 MHz                | 30.00                                   | 30.00   | 30.00   | 30.00   | %     |
|                                | Allowable Input Duty Cycle: 200—399 MHz               | 35.00                                   | 35.00   | 35.00   | 35.00   | %     |
|                                | Allowable Input Duty Cycle: 400—499 MHz               | 40.00                                   | 40.00   | 40.00   | 40.00   | %     |
|                                | Allowable Input Duty Cycle: >500 MHz                  | 45.00                                   | 45.00   | 45.00   | 45.00   | %     |
| PLL_F <sub>VCOMIN</sub>        | Minimum PLL VCO Frequency                             | 800.00                                  | 800.00  | 800.00  | 800.00  | MHz   |
| PLL_F <sub>VCOMAX</sub>        | Maximum PLL VCO Frequency                             | 2133.00                                 | 1866.00 | 1600.00 | 1600.00 | MHz   |
| PLL_F <sub>BANDWIDTH</sub>     | Low PLL Bandwidth at Typical <sup>(1)</sup>           | 1.00                                    | 1.00    | 1.00    | 1.00    | MHz   |
|                                | High PLL Bandwidth at Typical <sup>(1)</sup>          | 4.00                                    | 4.00    | 4.00    | 4.00    | MHz   |
| PLL_T <sub>STATPHAOFFSET</sub> | Static Phase Offset of the PLL Outputs <sup>(2)</sup> | 0.12                                    | 0.12    | 0.12    | 0.12    | ns    |
| PLL_T <sub>OUTJITTER</sub>     | PLL Output Jitter                                     | Note 3                                  |         |         |         |       |
| PLL_T <sub>OUTDUTY</sub>       | PLL Output Clock Duty Cycle Precision <sup>(4)</sup>  | 0.20                                    | 0.20    | 0.20    | 0.25    | ns    |
| PLL_T <sub>LOCKMAX</sub>       | PLL Maximum Lock Time                                 | 100                                     | 100     | 100     | 100     | μs    |
| PLL_F <sub>OUTMAX</sub>        | PLL Maximum Output Frequency                          | 1066.00                                 | 933.00  | 800.00  | 800.00  | MHz   |
| PLL_F <sub>OUTMIN</sub>        | PLL Minimum Output Frequency <sup>(5)</sup>           | 6.25                                    | 6.25    | 6.25    | 6.25    | MHz   |
| PLL_T <sub>EXTFDVAR</sub>      | External Clock Feedback Variation                     | < 20% of clock input period or 1 ns Max |         |         |         |       |
| PLL_RST <sub>MINPULSE</sub>    | Minimum Reset Pulse Width                             | 5.00                                    | 5.00    | 5.00    | 5.00    | ns    |

Table 39: PLL Specification (Cont'd)

| Symbol                                                           | Description                                                                               | Speed Grade                 |           |           |           | Units    |
|------------------------------------------------------------------|-------------------------------------------------------------------------------------------|-----------------------------|-----------|-----------|-----------|----------|
|                                                                  |                                                                                           | 1.0V                        |           |           | 0.9V      |          |
|                                                                  |                                                                                           | -3                          | -2/-2L    | -1        | -2L       |          |
| PLL_F <sub>PFDMAX</sub>                                          | Maximum Frequency at the Phase Frequency Detector with Bandwidth Set to High or Optimized | 550.00                      | 500.00    | 450.00    | 450.00    | MHz      |
|                                                                  | Maximum Frequency at the Phase Frequency Detector with Bandwidth Set to Low               | 300.00                      | 300.00    | 300.00    | 300.00    | MHz      |
| PLL_F <sub>PFDMIN</sub>                                          | Minimum Frequency at the Phase Frequency Detector                                         | 19.00                       | 19.00     | 19.00     | 19.00     | MHz      |
| PLL_T <sub>FBDELAY</sub>                                         | Maximum Delay in the Feedback Path                                                        | 3 ns Max or one CLKIN cycle |           |           |           |          |
| Dynamic Reconfiguration Port (DRP) for PLL Before and After DCLK |                                                                                           |                             |           |           |           |          |
| T <sub>PLLCKC_DADDR</sub> /<br>T <sub>PLLCKC_DADDR</sub>         | Setup and hold of D address                                                               | 1.25/0.15                   | 1.40/0.15 | 1.63/0.15 | 1.43/0.00 | ns, Min  |
| T <sub>PLLCKC_DI</sub> /<br>T <sub>PLLCKC_DI</sub>               | Setup and hold of D input                                                                 | 1.25/0.15                   | 1.40/0.15 | 1.63/0.15 | 1.43/0.00 | ns, Min  |
| T <sub>PLLCKC_DEN</sub> /<br>T <sub>PLLCKC_DEN</sub>             | Setup and hold of D enable                                                                | 1.76/0.00                   | 1.97/0.00 | 2.29/0.00 | 2.40/0.00 | ns, Min  |
| T <sub>PLLCKC_DWE</sub> /<br>T <sub>PLLCKC_DWE</sub>             | Setup and hold of D write enable                                                          | 1.25/0.15                   | 1.40/0.15 | 1.63/0.15 | 1.43/0.00 | ns, Min  |
| T <sub>PLLCKO_DRDY</sub>                                         | CLK to out of DRDY                                                                        | 0.65                        | 0.72      | 0.99      | 0.70      | ns, Max  |
| F <sub>DCK</sub>                                                 | DCLK frequency                                                                            | 200.00                      | 200.00    | 200.00    | 100.00    | MHz, Max |

**Notes:**

1. The PLL does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
2. The static offset is measured between any PLL outputs with identical phase.
3. Values for this parameter are available in the Clocking Wizard.  
See [http://www.xilinx.com/products/intellectual-property/clocking\\_wizard.htm](http://www.xilinx.com/products/intellectual-property/clocking_wizard.htm).
4. Includes global clock buffer.
5. Calculated as  $F_{VCO}/128$  assuming output duty cycle is 50%.

Table 42: Clock-Capable Clock Input to Output Delay With MMCM

| Symbol                                                                                                     | Description                                          | Device   | Speed Grade |        |      |      | Units |
|------------------------------------------------------------------------------------------------------------|------------------------------------------------------|----------|-------------|--------|------|------|-------|
|                                                                                                            |                                                      |          | 1.0V        |        |      | 0.9V |       |
|                                                                                                            |                                                      |          | -3          | -2/-2L | -1   | -2L  |       |
| SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>with</i> MMCM. |                                                      |          |             |        |      |      |       |
| T <sub>ICKOFMMCMCC</sub>                                                                                   | Clock-capable clock input and OUTFF <i>with</i> MMCM | XC7K70T  | 0.95        | 0.95   | 0.95 | 1.74 | ns    |
|                                                                                                            |                                                      | XC7K160T | 0.96        | 0.96   | 0.96 | 1.78 | ns    |
|                                                                                                            |                                                      | XC7K325T | 1.00        | 1.00   | 1.00 | 1.82 | ns    |
|                                                                                                            |                                                      | XC7K355T | 1.00        | 1.00   | 1.00 | 1.78 | ns    |
|                                                                                                            |                                                      | XC7K410T | 1.00        | 1.00   | 1.00 | 1.82 | ns    |
|                                                                                                            |                                                      | XC7K420T | 1.07        | 1.07   | 1.07 | 1.82 | ns    |
|                                                                                                            |                                                      | XC7K480T | 1.07        | 1.07   | 1.07 | 1.82 | ns    |

**Notes:**

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. MMCM output jitter is already included in the timing calculation.

Table 43: Clock-Capable Clock Input to Output Delay With PLL

| Symbol                                                                                                    | Description                                         | Device   | Speed Grade |        |      |      | Units |
|-----------------------------------------------------------------------------------------------------------|-----------------------------------------------------|----------|-------------|--------|------|------|-------|
|                                                                                                           |                                                     |          | 1.0V        |        |      | 0.9V |       |
|                                                                                                           |                                                     |          | -3          | -2/-2L | -1   | -2L  |       |
| SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>with</i> PLL. |                                                     |          |             |        |      |      |       |
| T <sub>ICKOFPLLCC</sub>                                                                                   | Clock-capable clock input and OUTFF <i>with</i> PLL | XC7K70T  | 0.84        | 0.84   | 0.84 | 1.45 | ns    |
|                                                                                                           |                                                     | XC7K160T | 0.89        | 0.89   | 0.89 | 1.54 | ns    |
|                                                                                                           |                                                     | XC7K325T | 0.89        | 0.89   | 0.89 | 1.54 | ns    |
|                                                                                                           |                                                     | XC7K355T | 0.89        | 0.89   | 0.89 | 1.50 | ns    |
|                                                                                                           |                                                     | XC7K410T | 0.89        | 0.89   | 0.89 | 1.54 | ns    |
|                                                                                                           |                                                     | XC7K420T | 0.96        | 0.96   | 0.96 | 1.54 | ns    |
|                                                                                                           |                                                     | XC7K480T | 0.96        | 0.96   | 0.96 | 1.54 | ns    |

**Notes:**

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. PLL output jitter is already included in the timing calculation.

Table 44: Pin-to-Pin, Clock-to-Out using BUFIO

| Symbol                                                                                                      | Description                                | Speed Grade |        |      |      | Units |
|-------------------------------------------------------------------------------------------------------------|--------------------------------------------|-------------|--------|------|------|-------|
|                                                                                                             |                                            | 1.0V        |        |      | 0.9V |       |
|                                                                                                             |                                            | -3          | -2/-2L | -1   | -2L  |       |
| SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>with</i> BUFIO. |                                            |             |        |      |      |       |
| T <sub>ICKOFCS</sub>                                                                                        | Clock-to-Out of I/O clock for HR I/O banks | 4.93        | 5.52   | 6.20 | 6.97 | ns    |
|                                                                                                             | Clock-to-Out of I/O clock for HP I/O banks | 4.85        | 5.44   | 6.11 | 6.90 | ns    |

## GTX Transceiver Specifications

### GTX Transceiver DC Input and Output Levels

Table 51 summarizes the DC output specifications of the GTX transceivers in Kintex-7 FPGAs. Consult [UG476: 7 Series FPGAs GTX/GTH Transceiver User Guide](#) for further details.

Table 51: GTX Transceiver DC Specifications

| Symbol        | DC Parameter                                                  | Conditions                                         | Min                          | Typ               | Max           | Units    |
|---------------|---------------------------------------------------------------|----------------------------------------------------|------------------------------|-------------------|---------------|----------|
| $DV_{PPOUT}$  | Differential peak-to-peak output voltage <sup>(1)</sup>       | Transmitter output swing is set to maximum setting | –                            | –                 | 1000          | mV       |
| $V_{CMOUTDC}$ | DC common mode output voltage.                                | Equation based                                     | $V_{MGTAVTT} - DV_{PPOUT}/4$ |                   |               | mV       |
| $R_{OUT}$     | Differential output resistance                                |                                                    | –                            | 100               | –             | $\Omega$ |
| $T_{OSKEW}$   | Transmitter output pair (TXP and TXN) intra-pair skew         |                                                    | –                            | 2                 | 12            | ps       |
| $DV_{PPIN}$   | Differential peak-to-peak input voltage (external AC coupled) | >10.3125 Gb/s                                      | 150                          | –                 | 1250          | mV       |
|               |                                                               | 6.6 Gb/s to 10.3125 Gb/s                           | 150                          | –                 | 1250          | mV       |
|               |                                                               | $\leq 6.6$ Gb/s                                    | 150                          | –                 | 2000          | mV       |
| $V_{IN}$      | Absolute input voltage                                        | DC coupled $V_{MGTAVTT} = 1.2V$                    | –200                         | –                 | $V_{MGTAVTT}$ | mV       |
| $V_{CMIN}$    | Common mode input voltage                                     | DC coupled $V_{MGTAVTT} = 1.2V$                    | –                            | $2/3 V_{MGTAVTT}$ | –             | mV       |
| $R_{IN}$      | Differential input resistance                                 |                                                    | –                            | 100               | –             | $\Omega$ |
| $C_{EXT}$     | Recommended external AC coupling capacitor <sup>(2)</sup>     |                                                    | –                            | 100               | –             | nF       |

#### Notes:

- The output swing and preemphasis levels are programmable using the attributes discussed in [UG476: 7 Series FPGAs GTX/GTH Transceiver User Guide](#) and can result in values lower than reported in this table.
- Other values can be used as appropriate to conform to specific protocols and standards.




Figure 1: Single-Ended Peak-to-Peak Voltage




Figure 2: Differential Peak-to-Peak Voltage

Table 53: GTX Transceiver Performance (Cont'd)

| Symbol                    | Description                            | Output<br>Divider | Speed Grade  |        |             |                   |     |                    |      |    | Units |
|---------------------------|----------------------------------------|-------------------|--------------|--------|-------------|-------------------|-----|--------------------|------|----|-------|
|                           |                                        |                   | 1.0V         |        |             |                   |     |                    | 0.9V |    |       |
|                           |                                        |                   | -3           | -2/-2L |             | -1 <sup>(1)</sup> |     | -2L <sup>(2)</sup> |      |    |       |
|                           |                                        |                   | Package Type |        |             |                   |     |                    |      |    |       |
|                           |                                        |                   | FF           | FB     | FF          | FB                | FF  | FB                 | FF   | FB |       |
| F <sub>GQPLL</sub> RANGE2 | GTX transceiver QPLL frequency range 2 |                   | 9.8–12.5     |        | 9.8–10.3125 |                   | N/A |                    | N/A  |    | GHz   |

**Notes:**

1. The -1 speed grade requires a 4-byte internal data width for operation above 5.0 Gb/s.
2. The -2L (0.9V) speed grade requires a 4-byte internal data width for operation above 3.8 Gb/s.
3. Data rates between 8.0 Gb/s and 9.8 Gb/s are not available.
4. For QPLL line rate range 2, the maximum line rate with the divider N set to 66 is 10.3125Gb/s.

Table 54: GTX Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics

| Symbol                 | Description                 | Speed Grade |        |        |        | Units |
|------------------------|-----------------------------|-------------|--------|--------|--------|-------|
|                        |                             | 1.0V        |        |        | 0.9V   |       |
|                        |                             | -3          | -2/-2L | -1     | -2L    |       |
| F <sub>GTXDRPCLK</sub> | GTXDRPCLK maximum frequency | 175.01      | 175.01 | 156.25 | 125.00 | MHz   |

Table 55: GTX Transceiver Reference Clock Switching Characteristics

| Symbol             | Description                     | Conditions             | All Speed Grades |     |     | Units |
|--------------------|---------------------------------|------------------------|------------------|-----|-----|-------|
|                    |                                 |                        | Min              | Typ | Max |       |
| F <sub>GCLK</sub>  | Reference clock frequency range | -3 speed grade         | 60               | –   | 700 | MHz   |
|                    |                                 | All other speed grades | 60               | –   | 670 | MHz   |
| T <sub>RCLK</sub>  | Reference clock rise time       | 20% – 80%              | –                | 200 | –   | ps    |
| T <sub>FCLK</sub>  | Reference clock fall time       | 80% – 20%              | –                | 200 | –   | ps    |
| T <sub>DCREF</sub> | Reference clock duty cycle      | Transceiver PLL only   | 40               | 50  | 60  | %     |




Figure 3: Reference Clock Timing Parameters



Table 63: CEI-6G and CEI-11G Protocol Characteristics

| Description                                      | Line Rate (Mb/s) | Interface     | Min   | Max | Units |
|--------------------------------------------------|------------------|---------------|-------|-----|-------|
| CEI-6G Transmitter Jitter Generation             |                  |               |       |     |       |
| Total transmitter jitter <sup>(1)</sup>          | 4976–6375        | CEI-6G-SR     | –     | 0.3 | UI    |
|                                                  |                  | CEI-6G-LR     | –     | 0.3 | UI    |
| CEI-6G Receiver High Frequency Jitter Tolerance  |                  |               |       |     |       |
| Total receiver jitter tolerance <sup>(1)</sup>   | 4976–6375        | CEI-6G-SR     | 0.6   | –   | UI    |
|                                                  |                  | CEI-6G-LR     | 0.95  | –   | UI    |
| CEI-11G Transmitter Jitter Generation            |                  |               |       |     |       |
| Total transmitter jitter <sup>(2)</sup>          | 9950–11100       | CEI-11G-SR    | –     | 0.3 | UI    |
|                                                  |                  | CEI-11G-LR/MR | –     | 0.3 | UI    |
| CEI-11G Receiver High Frequency Jitter Tolerance |                  |               |       |     |       |
| Total receiver jitter tolerance <sup>(2)</sup>   | 9950–11100       | CEI-11G-SR    | 0.65  | –   | UI    |
|                                                  |                  | CEI-11G-MR    | 0.65  | –   | UI    |
|                                                  |                  | CEI-11G-LR    | 0.825 | –   | UI    |

**Notes:**

1. Tested at most commonly used line rate of 6250 Mb/s using 390.625 MHz reference clock.
2. Tested at line rate of 9950 Mb/s using 155.46875 MHz reference clock and 11100 Mb/s using 173.4375 MHz reference clock.

Table 64: SFP+ Protocol Characteristics

| Description                              | Line Rate (Mb/s)       | Min | Max  | Units |
|------------------------------------------|------------------------|-----|------|-------|
| SFP+ Transmitter Jitter Generation       |                        |     |      |       |
| Total transmitter jitter                 | 9830.40 <sup>(1)</sup> | –   | 0.28 | UI    |
|                                          | 9953.00                |     |      |       |
|                                          | 10312.50               |     |      |       |
|                                          | 10518.75               |     |      |       |
|                                          | 11100.00               |     |      |       |
| SFP+ Receiver Frequency Jitter Tolerance |                        |     |      |       |
| Total receiver jitter tolerance          | 9830.40 <sup>(1)</sup> | 0.7 | –    | UI    |
|                                          | 9953.00                |     |      |       |
|                                          | 10312.50               |     |      |       |
|                                          | 10518.75               |     |      |       |
|                                          | 11100.00               |     |      |       |

**Notes:**

1. Line rated used for CPRI over SFP+ applications.

Table 65: CPRI Protocol Characteristics

| Description                                     | Line Rate (Mb/s) | Min    | Max    | Units |
|-------------------------------------------------|------------------|--------|--------|-------|
| <b>CPRI Transmitter Jitter Generation</b>       |                  |        |        |       |
| Total transmitter jitter                        | 614.4            | –      | 0.35   | UI    |
|                                                 | 1228.8           | –      | 0.35   | UI    |
|                                                 | 2457.6           | –      | 0.35   | UI    |
|                                                 | 3072.0           | –      | 0.35   | UI    |
|                                                 | 4915.2           | –      | 0.3    | UI    |
|                                                 | 6144.0           | –      | 0.3    | UI    |
|                                                 | 9830.4           | –      | Note 1 | UI    |
| <b>CPRI Receiver Frequency Jitter Tolerance</b> |                  |        |        |       |
| Total receiver jitter tolerance                 | 614.4            | 0.65   | –      | UI    |
|                                                 | 1228.8           | 0.65   | –      | UI    |
|                                                 | 2457.6           | 0.65   | –      | UI    |
|                                                 | 3072.0           | 0.65   | –      | UI    |
|                                                 | 4915.2           | 0.95   | –      | UI    |
|                                                 | 6144.0           | 0.95   | –      | UI    |
|                                                 | 9830.4           | Note 1 | –      | UI    |

**Notes:**

1. Tested per SFP+ specification, see Table 64.

## Integrated Interface Block for PCI Express Designs Switching Characteristics

More information and documentation on solutions for PCI Express designs can be found at:

<http://www.xilinx.com/technology/protocols/pciexpress.htm>

Table 66: Maximum Performance for PCI Express Designs

| Symbol                | Description                    | Speed Grade |        |        |        | Units |
|-----------------------|--------------------------------|-------------|--------|--------|--------|-------|
|                       |                                | 1.0V        |        |        | 0.9V   |       |
|                       |                                | -3          | -2/-2L | -1     | -2L    |       |
| F <sub>PIPECLK</sub>  | Pipe clock maximum frequency   | 250.00      | 250.00 | 250.00 | 250.00 | MHz   |
| F <sub>USERCLK</sub>  | User clock maximum frequency   | 500.00      | 500.00 | 250.00 | 250.00 | MHz   |
| F <sub>USERCLK2</sub> | User clock 2 maximum frequency | 250.00      | 250.00 | 250.00 | 250.00 | MHz   |
| F <sub>DRPCLK</sub>   | DRP clock maximum frequency    | 250.00      | 250.00 | 250.00 | 250.00 | MHz   |

Table 68: Configuration Switching Characteristics (Cont'd)

| Symbol                                         | Description                                                | Speed Grade |            |            |            | Units    |
|------------------------------------------------|------------------------------------------------------------|-------------|------------|------------|------------|----------|
|                                                |                                                            | 1.0V        |            |            | 0.9V       |          |
|                                                |                                                            | -3          | -2/-2L     | -1         | -2L        |          |
| Master/Slave Serial Mode Programming Switching |                                                            |             |            |            |            |          |
| T <sub>DCCK</sub> /T <sub>CCKD</sub>           | DIN Setup/Hold                                             | 4.00/0.00   | 4.00/0.00  | 4.00/0.00  | 5.00/0.00  | ns, Min  |
| T <sub>CCO</sub>                               | DOUT clock to out                                          | 8.00        | 8.00       | 8.00       | 9.00       | ns, Max  |
| SelectMAP Mode Programming Switching           |                                                            |             |            |            |            |          |
| T <sub>SMDCCCK</sub> /T <sub>SMCCKD</sub>      | D[31:00] Setup/Hold                                        | 4.00/0.00   | 4.00/0.00  | 4.00/0.00  | 4.50/0.00  | ns, Min  |
| T <sub>SMCSCCK</sub> /T <sub>SMCCKCS</sub>     | CSI_B Setup/Hold                                           | 4.00/0.00   | 4.00/0.00  | 4.00/0.00  | 5.00/0.00  | ns, Min  |
| T <sub>SMWCCK</sub> /T <sub>SMCCKW</sub>       | RDWR_B Setup/Hold                                          | 10.00/0.00  | 10.00/0.00 | 10.00/0.00 | 12.00/0.00 | ns, Min  |
| T <sub>SMCKCSO</sub>                           | CSO_B clock to out (330 Ω pull-up resistor required)       | 7.00        | 7.00       | 7.00       | 8.00       | ns, Max  |
| T <sub>SMCO</sub>                              | D[31:00] clock to out in readback                          | 8.00        | 8.00       | 8.00       | 10.00      | ns, Max  |
| F <sub>RBCK</sub>                              | Readback frequency                                         | 100.00      | 100.00     | 100.00     | 70.00      | MHz, Max |
| Boundary-Scan Port Timing Specifications       |                                                            |             |            |            |            |          |
| T <sub>TAPTCK</sub> /T <sub>TCKTAP</sub>       | TMS and TDI Setup/Hold                                     | 3.00/2.00   | 3.00/2.00  | 3.00/2.00  | 3.00/2.00  | ns, Min  |
| T <sub>TCKTDO</sub>                            | TCK falling edge to TDO output                             | 7.00        | 7.00       | 7.00       | 8.50       | ns, Max  |
| F <sub>TCK</sub>                               | TCK frequency                                              | 66.00       | 66.00      | 66.00      | 50.00      | MHz, Max |
| BPI Master Flash Mode Programming Switching    |                                                            |             |            |            |            |          |
| T <sub>BPICCO</sub> <sup>(2)</sup>             | A[28:00], RS[1:0], FCS_B, FOE_B, FWE_B, ADV_B clock to out | 8.50        | 8.50       | 8.50       | 10.00      | ns, Max  |
| T <sub>BPIDCC</sub> /T <sub>BPICCD</sub>       | D[15:00] Setup/Hold                                        | 4.00/0.00   | 4.00/0.00  | 4.00/0.00  | 4.50/0.00  | ns, Min  |
| SPI Master Flash Mode Programming Switching    |                                                            |             |            |            |            |          |
| T <sub>SPIDCC</sub> /T <sub>SPICCD</sub>       | D[03:00] Setup/Hold                                        | 3.00/0.00   | 3.00/0.00  | 3.00/0.00  | 3.00/0.00  | ns, Min  |
| T <sub>SPICCM</sub>                            | MOSI clock to out                                          | 8.00        | 8.00       | 8.00       | 9.00       | ns, Max  |
| T <sub>SPICCF</sub>                            | FCS_B clock to out                                         | 8.00        | 8.00       | 8.00       | 9.00       | ns, Max  |

**Notes:**

1. To support longer delays in configuration, use the design solutions described in [UG470: 7 Series FPGA Configuration User Guide](#).
2. Only during configuration, the last edge is determined by a weak pull-up/pull-down resistor in the I/O.

## eFUSE Programming Conditions

Table 69 lists the programming conditions specifically for eFUSE. For more information, see [UG470: 7 Series FPGA Configuration User Guide](#).

Table 69: eFUSE Programming Conditions<sup>(1)</sup>

| Symbol   | Description                | Min | Typ | Max | Units |
|----------|----------------------------|-----|-----|-----|-------|
| $I_{FS}$ | $V_{CCAUX}$ supply current | —   | —   | 115 | mA    |
| $t_j$    | Temperature range          | 15  | —   | 125 | °C    |

**Notes:**

1. The FPGA must not be configured during eFUSE programming.

| Date     | Version | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
|----------|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 07/25/12 | 1.6     | <p>Updated the descriptions, changed <math>V_{IN}</math> and <a href="#">Note 2</a> and added <a href="#">Note 4</a> in <a href="#">Table 1</a>. In <a href="#">Table 2</a>, changed descriptions and notes, removed <a href="#">Note 7</a>, changed GTX transceiver parameters and values and added <a href="#">Note 9</a>. Updated parameters in <a href="#">Table 3</a>. Added <a href="#">Table 4</a> and <a href="#">Table 5</a>.</p> <p>Changed the typical values for many of the devices in <a href="#">Table 7</a>. Updated LVCMOS12 and the SSTLs in <a href="#">Table 9</a>. Updated many of the specifications in <a href="#">Table 10</a> and <a href="#">Table 11</a>.</p> <p>Updated speed specification to v1.06 (-3, -2, -2L(1.0V), -1) and v1.05 (-2L(0.9V)) with appropriate changes to <a href="#">Table 14</a> and <a href="#">Table 15</a> including production release of the XC7K325T and the XC7K410T in the -2, -2L(1.0V), and -1 speed designations.</p> <p>Added notes and specifications to <a href="#">Table 17</a> and <a href="#">Table 18</a>.</p> <p>Updated the <a href="#">IOB Pad Input/Output/3-State</a> discussion and changed <a href="#">Table 21</a> by adding <math>T_{IOIBUFDISABLE}</math>.</p> <p>Removed many of the combinatorial delay specifications and <math>T_{CINCK}/T_{CKCIN}</math> from <a href="#">Table 28</a>.</p> <p>Rearranged <a href="#">Table 51</a> including moving some parameters to <a href="#">Table 1</a>. Added <a href="#">Table 56</a>. Updated <a href="#">Table 57</a>. In <a href="#">Table 59</a>, updated SJ Jitter Tolerance with Stressed Eye section, <a href="#">page 51</a> and <a href="#">Note 8</a>. Added <a href="#">Note 1</a>, <a href="#">Note 2</a>, and <a href="#">Note 3</a> to <a href="#">Table 62</a>. Added <a href="#">Note 1</a> and <a href="#">Note 2</a> to <a href="#">Table 63</a>, and line rate ranges. Updated <a href="#">Table 64</a> including adding <a href="#">Note 1</a>. Updated <a href="#">Table 65</a> including adding <a href="#">Note 1</a>. In <a href="#">Table 67</a> updated <a href="#">Note 1</a> and added <a href="#">Note 4</a>. In <a href="#">Table 68</a>, updated <math>T_{POR}</math> and <math>F_{EMCCK}</math>.</p> |
| 09/04/12 | 1.7     | Updated <a href="#">Table 14</a> and <a href="#">Table 15</a> for production release of the XC7K160T in the -2, -2L(1.0V), and -1 speed designations.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 09/26/12 | 1.8     | In <a href="#">Table 2</a> , revised $V_{CCINT}$ and $V_{CCBRAM}$ and added <a href="#">Note 2</a> . Updated <a href="#">Table 14</a> and <a href="#">Table 15</a> for production release of the XC7K480T in the -2, -2L(1.0V), and -1 speed designations and the XC7K325T and XC7K410T in the -3 speed designation.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| 10/10/12 | 1.9     | Updated the $I_{CCINTMIN}$ value for the XC7K355T in <a href="#">Table 7</a> . Updated <a href="#">Table 14</a> and <a href="#">Table 15</a> for production release of the XC7K420T in the -2, -2L(1.0V), and -1 speed designations.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| 10/25/12 | 2.0     | <p>Updated the <a href="#">AC Switching Characteristics</a> based upon ISE 14.3 v1.07 for the -3, -2, -2L (1.0V), -1 speed specifications, and ISE 14.3 v1.06 for the -2L (0.9V) speed specifications throughout the document.</p> <p>Updated <a href="#">Table 14</a> and <a href="#">Table 15</a> for production release of the XC7K355T in the -2, -2L(1.0V), and -1 speed designations. Also updated <a href="#">Table 14</a> and <a href="#">Table 15</a> for production release of the XC7K325T and XC7K410T in the -2L (0.9V).</p> <p>Added values for <a href="#">Table 16</a> -2L (0.9V). Added package skew values to <a href="#">Table 50</a>. In <a href="#">Table 53</a>, increased -1 speed grade (FF package) <math>F_{GTMAX}</math> value from 6.6 Gb/s to 8.0 Gb/s.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 10/31/12 | 2.1     | Updated <a href="#">Table 14</a> and <a href="#">Table 15</a> for production release of the XC7K70T in the -2, -2L(1.0V), and -1 speed designations.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| 11/26/12 | 2.2     | Updated <a href="#">Table 14</a> and <a href="#">Table 15</a> for production release of -3 speed designation for XC7K70T, XC7K160T, XC7K355T, XC7K420T, and XC7K480T. Removed <a href="#">Note 4</a> from <a href="#">Table 67</a> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| 12/05/12 | 2.3     | Updated <a href="#">Table 14</a> and <a href="#">Table 15</a> for production release of the -2L (0.9V) speed designation for XC7K160T, XC7K420T, and XC7K480T. Updated <a href="#">Note 1</a> in <a href="#">Table 50</a> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| 12/12/12 | 2.4     | Updated <a href="#">Table 14</a> and <a href="#">Table 15</a> for production release of the -2L (0.9V) speed designation for XC7K70T and XC7K355T. Added <a href="#">Internal Configuration Access Port</a> section to <a href="#">Table 68</a> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |

## Notice of Disclaimer

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials, or to advise you of any corrections or update. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at <http://www.xilinx.com/warranty.htm>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: <http://www.xilinx.com/warranty.htm#critapps>.

### AUTOMOTIVE APPLICATIONS DISCLAIMER

XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN SUCH APPLICATIONS.