



Welcome to [E-XFL.COM](#)

Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | 25475 |
| Number of Logic Elements/Cells | 326080 |
| Total RAM Bits | 16404480 |
| Number of I/O | 500 |
| Number of Gates | - |
| Voltage - Supply | 0.97V ~ 1.03V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 900-BBGA, FCBGA |
| Supplier Device Package | 900-FCBGA (31x31) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xc7k325t-1ffg900i |

Table 2: Recommended Operating Conditions (1) (Cont'd)

| Symbol | Description | Min | Typ | Max | Units |
|-----------------------|--|------|------|------|-------|
| $V_{MGTAVTTRCAL}$ (8) | Analog supply voltage for the resistor calibration circuit of the GTX transceiver column | 1.17 | 1.2 | 1.23 | V |
| XADC | | | | | |
| V_{CCADC} | XADC supply relative to GNDADC | 1.71 | 1.80 | 1.89 | V |
| V_{REFP} | Externally supplied reference voltage | 1.20 | 1.25 | 1.30 | V |
| Temperature | | | | | |
| T_j | Junction temperature operating range for commercial (C) temperature devices | 0 | – | 85 | °C |
| | Junction temperature operating range for extended (E) temperature devices | 0 | – | 100 | °C |
| | Junction temperature operating range for industrial (I) temperature devices | –40 | – | 100 | °C |

Notes:

1. All voltages are relative to ground.
2. V_{CCINT} and V_{CCBRAM} should be connected to the same supply.
3. Configuration data is retained even if V_{CCO} drops to 0V.
4. Includes V_{CCO} of 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V.
5. The lower absolute voltage specification always applies.
6. A total of 200 mA per bank should not be exceeded.
7. V_{CCBATT} is required only when using bitstream encryption. If battery is not used, connect V_{CCBATT} to either ground or V_{CCAUX} .
8. Each voltage listed requires the filter circuit described in [UG476: 7 Series FPGAs GTX/GTH Transceiver User Guide](#).
9. For data rates ≤ 10.3125 Gb/s, $V_{MGTAVCC}$ should be $1.0V \pm 3\%$ for lower power consumption.
10. For lower power consumption, $V_{MGTAVCC}$ should be $1.0V \pm 3\%$ over the entire CPLL frequency range.

Table 3: DC Characteristics Over Recommended Operating Conditions

| Symbol | Description | Min | Typ | Max | Units |
|----------------|---|------|-----|-----|-------|
| V_{DRINT} | Data retention V_{CCINT} voltage (below which configuration data might be lost) | 0.75 | – | – | V |
| V_{DRI} | Data retention V_{CCAUX} voltage (below which configuration data might be lost) | 1.5 | – | – | V |
| I_{REF} | V_{REF} leakage current per pin | – | – | 15 | μA |
| I_L | Input or output leakage current per pin (sample-tested) | – | – | 15 | μA |
| C_{IN} (2) | Die input capacitance at the pad | – | – | 8 | pF |
| I_{RPU} | Pad pull-up (when selected) @ $V_{IN} = 0V$, $V_{CCO} = 3.3V$ | 90 | – | 330 | μA |
| | Pad pull-up (when selected) @ $V_{IN} = 0V$, $V_{CCO} = 2.5V$ | 68 | – | 250 | μA |
| | Pad pull-up (when selected) @ $V_{IN} = 0V$, $V_{CCO} = 1.8V$ | 34 | – | 220 | μA |
| | Pad pull-up (when selected) @ $V_{IN} = 0V$, $V_{CCO} = 1.5V$ | 23 | – | 150 | μA |
| | Pad pull-up (when selected) @ $V_{IN} = 0V$, $V_{CCO} = 1.2V$ | 12 | – | 120 | μA |
| I_{RPD} | Pad pull-down (when selected) @ $V_{IN} = 3.3V$ | 68 | – | 330 | μA |
| | Pad pull-down (when selected) @ $V_{IN} = 1.8V$ | 45 | – | 180 | μA |
| I_{CCADC} | Analog supply current, analog circuits in powered up state | – | – | 25 | mA |
| I_{BATT} (3) | Battery supply current | – | – | 150 | nA |

Table 5: Maximum Allowed AC Voltage Overshoot and Undershoot for 1.8V HP I/O Banks⁽¹⁾⁽²⁾ (Cont'd)

| AC Voltage Overshoot | % of UI @-40°C to 100°C | AC Voltage Undershoot | % of UI @-40°C to 100°C |
|-------------------------|-------------------------|-----------------------|-------------------------|
| V _{CCO} + 0.80 | 9.71 | -0.80 | 50.0 |
| V _{CCO} + 0.85 | 4.51 | -0.85 | 28.4 |
| V _{CCO} + 0.90 | 2.12 | -0.90 | 12.7 |
| V _{CCO} + 0.95 | 1.01 | -0.95 | 5.79 |

Notes:

1. A total of 200 mA per bank should not be exceeded.
2. For UI smaller than 20 µs.

Table 6: Typical Quiescent Supply Current

| Symbol | Description | Device | Speed Grade | | | | Units | |
|------------------------|--|----------|-------------|--------|------|------|-------|--|
| | | | 1.0V | | 0.9V | | | |
| | | | -3 | -2/-2L | -1 | -2L | | |
| I _{CCINTQ} | Quiescent V _{CCINT} supply current | XC7K70T | 241 | 241 | 241 | 187 | mA | |
| | | XC7K160T | 474 | 474 | 474 | 368 | mA | |
| | | XC7K325T | 810 | 810 | 810 | 629 | mA | |
| | | XC7K355T | 993 | 993 | 993 | 771 | mA | |
| | | XC7K410T | 1080 | 1080 | 1080 | 838 | mA | |
| | | XC7K420T | 1313 | 1313 | 1313 | 1019 | mA | |
| | | XC7K480T | 1313 | 1313 | 1313 | 1019 | mA | |
| I _{CCOQ} | Quiescent V _{CCO} supply current | XC7K70T | 1 | 1 | 1 | 1 | mA | |
| | | XC7K160T | 1 | 1 | 1 | 1 | mA | |
| | | XC7K325T | 1 | 1 | 1 | 1 | mA | |
| | | XC7K355T | 1 | 1 | 1 | 1 | mA | |
| | | XC7K410T | 1 | 1 | 1 | 1 | mA | |
| | | XC7K420T | 1 | 1 | 1 | 1 | mA | |
| | | XC7K480T | 1 | 1 | 1 | 1 | mA | |
| I _{CCAUXQ} | Quiescent V _{CCAUX} supply current | XC7K70T | 21 | 21 | 21 | 21 | mA | |
| | | XC7K160T | 40 | 40 | 40 | 40 | mA | |
| | | XC7K325T | 68 | 68 | 68 | 68 | mA | |
| | | XC7K355T | 75 | 75 | 75 | 75 | mA | |
| | | XC7K410T | 85 | 85 | 85 | 85 | mA | |
| | | XC7K420T | 99 | 99 | 99 | 99 | mA | |
| | | XC7K480T | 99 | 99 | 99 | 99 | mA | |
| I _{CCAUX_IOQ} | Quiescent V _{CCAUX_IO} supply current | XC7K70T | N/A | N/A | N/A | N/A | mA | |
| | | XC7K160T | 2 | 2 | 2 | 2 | mA | |
| | | XC7K325T | 2 | 2 | 2 | 2 | mA | |
| | | XC7K355T | N/A | N/A | N/A | N/A | mA | |
| | | XC7K410T | 2 | 2 | 2 | 2 | mA | |
| | | XC7K420T | N/A | N/A | N/A | N/A | mA | |
| | | XC7K480T | N/A | N/A | N/A | N/A | mA | |

Table 6: Typical Quiescent Supply Current (Cont'd)

| Symbol | Description | Device | Speed Grade | | | | Units |
|----------------------|--|----------|-------------|--------|----|------|-------|
| | | | 1.0V | | | 0.9V | |
| | | | -3 | -2/-2L | -1 | -2L | |
| I _{CCBRAMQ} | Quiescent V _{CCBRAM} supply current | XC7K70T | 6 | 6 | 6 | 6 | mA |
| | | XC7K160T | 14 | 14 | 14 | 14 | mA |
| | | XC7K325T | 19 | 19 | 19 | 19 | mA |
| | | XC7K355T | 31 | 31 | 31 | 31 | mA |
| | | XC7K410T | 34 | 34 | 34 | 34 | mA |
| | | XC7K420T | 41 | 41 | 41 | 41 | mA |
| | | XC7K480T | 41 | 41 | 41 | 41 | mA |

Notes:

1. Typical values are specified at nominal voltage, 85°C junction temperatures (T_j) with single-ended SelectIO resources.
2. Typical values are for blank configured devices with no output current loads, no active input pull-up resistors, all I/O pins are 3-state and floating.
3. Use the XPower™ Estimator (XPE) spreadsheet tool (download at <http://www.xilinx.com/power>) to calculate static power consumption for conditions other than those specified.

Power-On/Off Power Supply Sequencing

The recommended power-on sequence is V_{CCINT} , V_{CCBRAM} , V_{CCAUX} , V_{CCAUX_IO} , and V_{CCO} to achieve minimum current draw and ensure that the I/Os are 3-stated at power-on. The recommended power-off sequence is the reverse of the power-on sequence. If V_{CCINT} and V_{CCBRAM} have the same recommended voltage levels then both can be powered by the same supply and ramped simultaneously. If V_{CCAUX} , V_{CCAUX_IO} , and V_{CCO} have the same recommended voltage levels then they can be powered by the same supply and ramped simultaneously.

For V_{CCO} voltages of 3.3V in HR I/O banks and configuration bank 0:

- The voltage difference between V_{CCO} and V_{CCAUX} must not exceed 2.625V for longer than $T_{VCCO2VCCAUX}$ for each power-on/off cycle to maintain device reliability levels.
- The $T_{VCCO2VCCAUX}$ time can be allocated in any percentage between the power-on and power-off ramps.

The recommended power-on sequence to achieve minimum current draw for the GTX transceivers is V_{CCINT} , $V_{MGTAVCC}$, $V_{MGTAVTT}$ OR $V_{MGTAVCC}$, V_{CCINT} , $V_{MGTAVTT}$. There is no recommended sequencing for $V_{MGTAVCCAUX}$. Both $V_{MGTAVCC}$ and V_{CCINT} can be ramped simultaneously. The recommended power-off sequence is the reverse of the power-on sequence to achieve minimum current draw.

If these recommended sequences are not met, current drawn from $V_{MGTAVTT}$ can be higher than specifications during power-up and power-down.

- When $V_{MGTAVTT}$ is powered before $V_{MGTAVCC}$ and $V_{MGTAVTT} - V_{MGTAVCC} > 150$ mV and $V_{MGTAVCC} < 0.7V$, the $V_{MGTAVTT}$ current draw can increase by 460 mA per transceiver during $V_{MGTAVCC}$ ramp up. The duration of the current draw can be up to $0.3 \times T_{MGTAVCC}$ (ramp time from GND to 90% of $V_{MGTAVCC}$). The reverse is true for power-down.
- When $V_{MGTAVTT}$ is powered before V_{CCINT} and $V_{MGTAVTT} - V_{CCINT} > 150$ mV and $V_{CCINT} < 0.7V$, the $V_{MGTAVTT}$ current draw can increase by 50 mA per transceiver during V_{CCINT} ramp up. The duration of the current draw can be up to $0.3 \times T_{VCCINT}$ (ramp time from GND to 90% of V_{CCINT}). The reverse is true for power-down.

DC Input and Output Levels

Values for V_{IL} and V_{IH} are recommended input voltages. Values for I_{OL} and I_{OH} are guaranteed over the recommended operating conditions at the V_{OL} and V_{OH} test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at a minimum V_{CCO} with the respective V_{OL} and V_{OH} voltage levels shown. Other standards are sample tested.

Table 9: SelectIO DC Input and Output Levels (1)(2)

| I/O Standard | V_{IL} | | V_{IH} | | V_{OL} | V_{OH} | I_{OL} | I_{OH} |
|-----------------------|-----------|-------------------|-------------------|-------------------|---------------------|---------------------|----------|----------|
| | V , Min | V , Max | V , Min | V , Max | V , Max | V , Min | mA | mA |
| HSTL_I | -0.300 | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | 0.400 | $V_{CCO} - 0.400$ | 8 | -8 |
| HSTL_I_12 | -0.300 | $V_{REF} - 0.080$ | $V_{REF} + 0.080$ | $V_{CCO} + 0.300$ | 25% V_{CCO} | 75% V_{CCO} | 6.3 | -6.3 |
| HSTL_I_18 | -0.300 | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | 0.400 | $V_{CCO} - 0.400$ | 8 | -8 |
| HSTL_II | -0.300 | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | 0.400 | $V_{CCO} - 0.400$ | 16 | -16 |
| HSTL_II_18 | -0.300 | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | 0.400 | $V_{CCO} - 0.400$ | 16 | -16 |
| HSUL_12 | -0.300 | $V_{REF} - 0.130$ | $V_{REF} + 0.130$ | $V_{CCO} + 0.300$ | 20% V_{CCO} | 80% V_{CCO} | 0.1 | -0.1 |
| LVCMOS12 | -0.300 | 35% V_{CCO} | 65% V_{CCO} | $V_{CCO} + 0.300$ | 0.400 | $V_{CCO} - 0.400$ | Note 3 | Note 3 |
| LVCMOS15, LVDCI_15 | -0.300 | 35% V_{CCO} | 65% V_{CCO} | $V_{CCO} + 0.300$ | 25% V_{CCO} | 75% V_{CCO} | Note 4 | Note 4 |
| LVCMOS18, LVDCI_18 | -0.300 | 35% V_{CCO} | 65% V_{CCO} | $V_{CCO} + 0.300$ | 0.450 | $V_{CCO} - 0.450$ | Note 5 | Note 5 |
| LVCMOS25 | -0.300 | 0.700 | 1.700 | $V_{CCO} + 0.300$ | 0.400 | $V_{CCO} - 0.400$ | Note 6 | Note 6 |
| LVCMOS33 | -0.300 | 0.800 | 2.000 | 3.450 | 0.400 | $V_{CCO} - 0.400$ | Note 6 | Note 6 |
| LVTTL | -0.300 | 0.800 | 2.000 | 3.450 | 0.400 | 2.400 | Note 7 | Note 7 |
| MOBILE_DDR | -0.300 | 20% V_{CCO} | 80% V_{CCO} | $V_{CCO} + 0.300$ | 10% V_{CCO} | 90% V_{CCO} | 0.1 | -0.1 |
| PCI33_3 | -0.500 | 30% V_{CCO} | 50% V_{CCO} | $V_{CCO} + 0.500$ | 10% V_{CCO} | 90% V_{CCO} | 1.5 | -0.5 |
| SSTL12 | -0.300 | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.150$ | $V_{CCO}/2 + 0.150$ | 14.25 | -14.25 |
| SSTL135 | -0.300 | $V_{REF} - 0.090$ | $V_{REF} + 0.090$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.150$ | $V_{CCO}/2 + 0.150$ | 13.0 | -13.0 |
| SSTL135_R | -0.300 | $V_{REF} - 0.090$ | $V_{REF} + 0.090$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.150$ | $V_{CCO}/2 + 0.150$ | 8.9 | -8.9 |
| SSTL15 | -0.300 | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.175$ | $V_{CCO}/2 + 0.175$ | 13.0 | -13.0 |
| SSTL15_R | -0.300 | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.175$ | $V_{CCO}/2 + 0.175$ | 8.9 | -8.9 |
| SSTL18_I | -0.300 | $V_{REF} - 0.125$ | $V_{REF} + 0.125$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.470$ | $V_{CCO}/2 + 0.470$ | 8 | -8 |
| SSTL18_II | -0.300 | $V_{REF} - 0.125$ | $V_{REF} + 0.125$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.600$ | $V_{CCO}/2 + 0.600$ | 13.4 | -13.4 |

Notes:

- Tested according to relevant specifications.
- 3.3V and 2.5V standards are only supported in 3.3V I/O banks.
- Supported drive strengths of 2, 4, 6, or 8 mA in HP I/O banks and 4, 8, or 12 mA in HR I/O banks.
- Supported drive strengths of 2, 4, 6, 8, 12, or 16 mA in HP I/O banks and 4, 8, 12, or 16 mA in HR I/O banks.
- Supported drive strengths of 2, 4, 6, 8, 12, or 16 mA in HP I/O banks and 4, 8, 12, 16, or 24 mA in HR I/O banks.
- Supported drive strengths of 4, 8, 12, or 16 mA
- Supported drive strengths of 4, 8, 12, 16, or 24 mA
- For detailed interface specific DC voltage levels, see [UG471: 7 Series FPGAs SelectIO Resources User Guide](#).

LVDS DC Specifications (LVDS_25)

The LVDS_25 standard is available in the HR I/O banks. See [UG471: 7 Series FPGAs SelectIO Resources User Guide](#) for more information.

Table 12: LVDS_25 DC Specifications

| Symbol | DC Parameter | Conditions | Min | Typ | Max | Units |
|-------------|--|---|-------|-------|-------|-------|
| V_{CCO} | Supply Voltage | | 2.375 | 2.500 | 2.625 | V |
| V_{OH} | Output High Voltage for Q and \bar{Q} | $R_T = 100 \Omega$ across Q and \bar{Q} signals | – | – | 1.675 | V |
| V_{OL} | Output Low Voltage for Q and \bar{Q} | $R_T = 100 \Omega$ across Q and \bar{Q} signals | 0.700 | – | – | V |
| V_{ODIFF} | Differential Output Voltage ($Q - \bar{Q}$), Q = High ($\bar{Q} - Q$), \bar{Q} = High | $R_T = 100 \Omega$ across Q and \bar{Q} signals | 247 | 350 | 600 | mV |
| V_{OCM} | Output Common-Mode Voltage | $R_T = 100 \Omega$ across Q and \bar{Q} signals | 1.000 | 1.250 | 1.425 | V |
| V_{IDIFF} | Differential Input Voltage ($Q - \bar{Q}$), Q = High ($\bar{Q} - Q$), \bar{Q} = High | | 100 | 350 | 600 | mV |
| V_{ICM} | Input Common-Mode Voltage | | 0.300 | 1.200 | 1.425 | V |

LVDS DC Specifications (LVDS)

The LVDS standard is available in the HP I/O banks. See [UG471: 7 Series FPGAs SelectIO Resources User Guide](#) for more information.

Table 13: LVDS DC Specifications

| Symbol | DC Parameter | Conditions | Min | Typ | Max | Units |
|-------------|--|---|-------|-------|-------|-------|
| V_{CCO} | Supply Voltage | | 1.710 | 1.800 | 1.890 | V |
| V_{OH} | Output High Voltage for Q and \bar{Q} | $R_T = 100 \Omega$ across Q and \bar{Q} signals | – | – | 1.675 | V |
| V_{OL} | Output Low Voltage for Q and \bar{Q} | $R_T = 100 \Omega$ across Q and \bar{Q} signals | 0.825 | – | – | V |
| V_{ODIFF} | Differential Output Voltage ($Q - \bar{Q}$), Q = High ($\bar{Q} - Q$), \bar{Q} = High | $R_T = 100 \Omega$ across Q and \bar{Q} signals | 247 | 350 | 600 | mV |
| V_{OCM} | Output Common-Mode Voltage | $R_T = 100 \Omega$ across Q and \bar{Q} signals | 1.000 | 1.250 | 1.425 | V |
| V_{IDIFF} | Differential Input Voltage ($Q - \bar{Q}$), Q = High ($\bar{Q} - Q$), \bar{Q} = High | Common-mode input voltage = 1.25V | 100 | 350 | 600 | mV |
| V_{ICM} | Input Common-Mode Voltage | Differential input voltage = ± 350 mV | 0.300 | 1.200 | 1.425 | V |

AC Switching Characteristics

All values represented in this data sheet are based on the speed specifications in ISE® software 14.3 v1.07 for the -3, -2, -2L(1.0V), -1, and v1.06 for -2L(0.9V) speed grades.

Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:

Advance Product Specification

These specifications are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.

Preliminary Product Specification

These specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

Product Specification

These specifications are released once enough production silicon of a particular device family member has been characterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to production before faster speed grades.

Testing of AC Switching Characteristics

Internal timing parameters are derived from measuring internal test patterns. All AC switching characteristics are representative of worst-case supply voltage and junction temperature conditions.

For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and back-annotate to the simulation net list. Unless otherwise noted, values apply to all Kintex-7 FPGAs.

Speed Grade Designations

Since individual family members are produced at different times, the migration from one category to another depends completely on the status of the fabrication process for each device. [Table 14](#) correlates the current status of each Kintex-7 device on a per speed grade basis.

Table 14: Kintex-7 Device Speed Grade Designations

| Device | Speed Grade Designations | | |
|----------|--------------------------|-------------|---------------------------------------|
| | Advance | Preliminary | Production |
| XC7K70T | | | -3, -2, -2L(1.0V), -1, and -2L (0.9V) |
| XC7K160T | | | -3, -2, -2L(1.0V), -1, and -2L (0.9V) |
| XC7K325T | | | -3, -2, -2L(1.0V), -1, and -2L (0.9V) |
| XC7K355T | | | -3, -2, -2L(1.0V), -1, and -2L (0.9V) |
| XC7K410T | | | -3, -2, -2L(1.0V), -1, and -2L (0.9V) |
| XC7K420T | | | -3, -2, -2L(1.0V), -1, and -2L (0.9V) |
| XC7K480T | | | -3, -2, -2L(1.0V), -1, and -2L (0.9V) |

Table 18: Maximum Physical Interface (PHY) Rate for Memory Interfaces (FBG Packages)⁽¹⁾⁽²⁾

| Memory Standard | I/O Bank Type | V _{CCAUX_IO} ⁽³⁾ | Speed Grade | | | | Units |
|-------------------------------|---------------|--------------------------------------|-------------|--------|------|-----|-------|
| | | | 1.0V | | 0.9V | | |
| | | | -3 | -2/-2L | -1 | -2L | |
| 4:1 Memory Controllers | | | | | | | |
| DDR3 | HP | N/A | 1333 | 1066 | 800 | 800 | Mb/s |
| | HR | N/A | 1066 | 800 | 800 | 800 | Mb/s |
| DDR3L | HP | N/A | 1066 | 800 | 667 | 667 | Mb/s |
| | HR | N/A | 800 | 800 | 667 | 667 | Mb/s |
| DDR2 | HP | N/A | 800 | 800 | 800 | 800 | Mb/s |
| | HR | N/A | 800 | 667 | 667 | 667 | Mb/s |
| RLDRAM III ⁽⁴⁾ | HP | N/A | 550 | 500 | 450 | 450 | MHz |
| | HR | N/A | | | N/A | | |
| 2:1 Memory Controllers | | | | | | | |
| DDR3 | HP | N/A | 1066 | 1066 | 800 | 800 | Mb/s |
| | HR | N/A | 1066 | 800 | 800 | 800 | Mb/s |
| DDR3L | HP | N/A | 1066 | 800 | 667 | 667 | Mb/s |
| | HR | N/A | 800 | 800 | 667 | 667 | Mb/s |
| DDR2 | HP | N/A | 800 | 800 | 800 | 800 | Mb/s |
| | HR | N/A | 800 | 667 | 667 | 667 | Mb/s |
| QDR II+ ⁽⁵⁾ | HP | N/A | 550 | 500 | 450 | 450 | MHz |
| | HR | N/A | 450 | 400 | 350 | 350 | MHz |
| RLDRAM II | HP | N/A | 533 | 500 | 450 | 450 | MHz |
| | HR | N/A | | | | | |
| LPDDR2 ⁽⁴⁾ | HP | N/A | 667 | 667 | 667 | 667 | Mb/s |
| | HR | N/A | 667 | 667 | 533 | 533 | Mb/s |

Notes:

1. V_{REF} tracking is required. For more information, see [UG586, 7 Series FPGAs Memory Interface Solutions User Guide](#).
2. When using the internal V_{REF} the maximum data rate is 800 Mb/s (400 MHz).
3. FBG packages do not have separate V_{CCAUX_IO} supply pins to adjust the pre-driver voltage of the HP I/O banks.
4. RLDRAM III (BL = 4, BL = 8) and LPDDR2 specifications have not been validated with memory IP.
5. The maximum QDRII+ performance specifications are for burst-length 4 (BL = 4) implementations. Burst length 2 (BL = 2) implementations are limited to 333 MHz for all speed grades and I/O bank types.

Table 21 specifies the values of T_{IOTPHZ} and $T_{IOIBUFDISABLE}$. T_{IOTPHZ} is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is enabled (i.e., a high impedance state). $T_{IOIBUFDISABLE}$ is described as the IOB delay from IBUFDISABLE to O output. In HP I/O banks, the internal DCI termination turn-off time is always faster than T_{IOTPHZ} when the DCITERMDISABLE pin is used. In HR I/O banks, the internal IN_TERM termination turn-off time is always faster than T_{IOTPHZ} when the INTERMDISABLE pin is used.

Table 21: IOB 3-state Output Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units |
|-------------------------|---|-------------|--------|------|------|-------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| T_{IOTPHZ} | T input to pad high-impedance | 0.76 | 0.86 | 0.99 | 0.62 | ns |
| $T_{IOIBUFDISABLE_HR}$ | IBUF turn-on time from IBUFDISABLE to O output for HR I/O banks | 1.72 | 1.89 | 2.14 | 2.17 | ns |
| $T_{IOIBUFDISABLE_HP}$ | IBUF turn-on time from IBUFDISABLE to O output for HP I/O banks | 1.31 | 1.46 | 1.76 | 1.86 | ns |

Input Serializer/Deserializer Switching Characteristics

Table 24: ISERDES Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units |
|---|--|-------------|------------|------------|------------|-------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| Setup/Hold for Control Lines | | | | | | |
| T _{ISCKC_BITSIP} /T _{ISCKC_BITSIP} | BITSIP pin Setup/Hold with respect to CLKDIV | 0.01/0.12 | 0.02/0.13 | 0.02/0.15 | 0.02/0.21 | ns |
| T _{ISCKC_CE} /T _{ISCKC_CE} ⁽²⁾ | CE pin Setup/Hold with respect to CLK (for CE1) | 0.39/-0.02 | 0.44/-0.02 | 0.63/-0.02 | 0.51/-0.22 | ns |
| T _{ISCKC_CE2} /T _{ISCKC_CE2} ⁽²⁾ | CE pin Setup/Hold with respect to CLKDIV (for CE2) | -0.12/0.29 | -0.12/0.31 | -0.12/0.35 | -0.17/0.40 | ns |
| Setup/Hold for Data Lines | | | | | | |
| T _{ISDCK_D} /T _{ISCKD_D} | D pin Setup/Hold with respect to CLK | -0.02/0.11 | -0.02/0.12 | -0.02/0.15 | -0.04/0.19 | ns |
| T _{ISDCK_DDLY} /T _{ISCKD_DDLY} | DDLY pin Setup/Hold with respect to CLK (using IDELAY) ⁽¹⁾ | -0.02/0.11 | -0.02/0.12 | -0.02/0.15 | -0.03/0.19 | ns |
| T _{ISDCK_D_DDR} /T _{ISCKD_D_DDR} | D pin Setup/Hold with respect to CLK at DDR mode | -0.02/0.11 | -0.02/0.12 | -0.02/0.15 | -0.04/0.19 | ns |
| T _{ISDCK_DDLY_DDR} /T _{ISCKD_DDLY_DDR} | D pin Setup/Hold with respect to CLK at DDR mode (using IDELAY) ⁽¹⁾ | 0.11/0.11 | 0.12/0.12 | 0.15/0.15 | 0.19/0.19 | ns |
| Sequential Delays | | | | | | |
| T _{ISCKO_Q} | CLKDIV to out at Q pin | 0.46 | 0.47 | 0.58 | 0.67 | ns |
| Propagation Delays | | | | | | |
| T _{ISDO_DO} | D input to DO output pin | 0.09 | 0.10 | 0.12 | 0.14 | ns |

Notes:

1. Recorded at 0 tap value.
2. T_{ISCKC_CE2} and T_{ISCKC_CE2} are reported as T_{ISCKC_CE}/T_{ISCKC_CE} in TRACE report.

CLB Distributed RAM Switching Characteristics (SLICEM Only)**Table 29: CLB Distributed RAM Switching Characteristics**

| Symbol | Description | Speed Grade | | | | Units |
|--|--|-------------|-----------|-----------|-----------|---------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| Sequential Delays | | | | | | |
| T _{SHCKO} | Clock to A – B outputs | 0.68 | 0.70 | 0.85 | 1.08 | ns, Max |
| T _{SHCKO_1} | Clock to AMUX – BMUX outputs | 0.91 | 0.95 | 1.15 | 1.44 | ns, Max |
| Setup and Hold Times Before/After Clock CLK | | | | | | |
| T _{DS_LRAM/T_{DH_LRAM}} | A – D inputs to CLK | 0.45/0.23 | 0.45/0.24 | 0.54/0.27 | 0.69/0.33 | ns, Min |
| T _{AS_LRAM/T_{AH_LRAM}} | Address An inputs to clock | 0.13/0.50 | 0.14/0.50 | 0.17/0.58 | 0.21/0.63 | ns, Min |
| | Address An inputs through MUXs and/or carry logic to clock | 0.40/0.16 | 0.42/0.17 | 0.52/0.23 | 0.63/0.23 | ns, Min |
| T _{WS_LRAM/T_{WH_LRAM}} | WE input to clock | 0.29/0.09 | 0.30/0.09 | 0.36/0.09 | 0.46/0.10 | ns, Min |
| T _{CECK_LRAM/T_{CKCE_LRAM}} | CE input to CLK | 0.29/0.09 | 0.30/0.09 | 0.37/0.09 | 0.47/0.10 | ns, Min |
| Clock CLK | | | | | | |
| T _{MPW} | Minimum pulse width | 0.68 | 0.77 | 0.91 | 1.11 | ns, Min |
| T _{MCP} | Minimum clock period | 1.35 | 1.54 | 1.82 | 2.22 | ns, Min |

Notes:

1. A Zero "0" Hold Time listing indicates no hold time or a negative hold time.
2. T_{SHCKO} also represents the CLK to XMUX output. Refer to TRACE report for the CLK to XMUX path.

CLB Shift Register Switching Characteristics (SLICEM Only)**Table 30: CLB Shift Register Switching Characteristics**

| Symbol | Description | Speed Grade | | | | Units |
|--|-------------------------------------|-------------|-----------|-----------|-----------|---------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| Sequential Delays | | | | | | |
| T _{REG} | Clock to A – D outputs | 0.96 | 0.98 | 1.20 | 1.35 | ns, Max |
| T _{REG_MUX} | Clock to AMUX – DMUX output | 1.19 | 1.23 | 1.50 | 1.72 | ns, Max |
| T _{REG_M31} | Clock to DMUX output via M31 output | 0.89 | 0.91 | 1.10 | 1.25 | ns, Max |
| Setup and Hold Times Before/After Clock CLK | | | | | | |
| T _{WS_SHFREG/T_{WH_SHFREG}} | WE input | 0.26/0.09 | 0.27/0.09 | 0.33/0.09 | 0.41/0.10 | ns, Min |
| T _{CECK_SHFREG/T_{CKCE_SHFREG}} | CE input to CLK | 0.27/0.09 | 0.28/0.09 | 0.33/0.09 | 0.42/0.10 | ns, Min |
| T _{DS_SHFREG/T_{DH_SHFREG}} | A – D inputs to CLK | 0.28/0.26 | 0.28/0.26 | 0.33/0.30 | 0.41/0.36 | ns, Min |
| Clock CLK | | | | | | |
| T _{MPW_SHFREG} | Minimum pulse width | 0.55 | 0.65 | 0.78 | 0.91 | ns, Min |

Notes:

1. A Zero "0" Hold Time listing indicates no hold time or a negative hold time.

DSP48E1 Switching Characteristics

Table 32: DSP48E1 Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units |
|--|---|----------------|----------------|----------------|----------------|-------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| Setup and Hold Times of Data/Control Pins to the Input Register Clock | | | | | | |
| T _{DSPDCK_A_AREG} /T _{DSPCKD_A_AREG} | A input to A register CLK | 0.24/ 0.12 | 0.27/ 0.14 | 0.31/ 0.16 | 0.38/ 0.12 | ns |
| T _{DSPDCK_B_BREG} /T _{DSPCKD_B_BREG} | B input to B register CLK | 0.28/ 0.13 | 0.32/ 0.14 | 0.39/ 0.15 | 0.51/ 0.16 | ns |
| T _{DSPDCK_C_CREG} /T _{DSPCKD_C_CREG} | C input to C register CLK | 0.15/ 0.15 | 0.17/ 0.17 | 0.20/ 0.20 | 0.31/ 0.21 | ns |
| T _{DSPDCK_D_DREG} /T _{DSPCKD_D_DREG} | D input to D register CLK | 0.21/ 0.19 | 0.27/ 0.22 | 0.35/ 0.26 | 0.46/ 0.20 | ns |
| T _{DSPDCK_ACIN_AREG} /T _{DSPCKD_ACIN_AREG} | ACIN input to A register CLK | 0.21/ 0.12 | 0.24/ 0.14 | 0.27/ 0.16 | 0.31/ 0.12 | ns |
| T _{DSPDCK_BCIN_BREG} /T _{DSPCKD_BCIN_BREG} | BCIN input to B register CLK | 0.22/ 0.13 | 0.25/ 0.14 | 0.30/ 0.15 | 0.34/ 0.16 | ns |
| Setup and Hold Times of Data Pins to the Pipeline Register Clock | | | | | | |
| T _{DSPDCK_{A,B}_MREG_MULT} / T _{DSPCKD_B_MREG_MULT} | {A, B} input to M register CLK using multiplier | 2.04/ -0.01 | 2.34/ -0.01 | 2.79/ -0.01 | 3.66/ -0.06 | ns |
| T _{DSPDCK_{A,B}_ADREG} /T _{DSPCKD_D_ADREG} | {A, D} input to AD register CLK | 1.09/ -0.02 | 1.25/ -0.02 | 1.49/ -0.02 | 1.94/ -0.23 | ns |
| Setup and Hold Times of Data/Control Pins to the Output Register Clock | | | | | | |
| T _{DSPDCK_{A,B}_PREG_MULT} / T _{DSPCKD_{A,B}_PREG_MULT} | {A, B} input to P register CLK using multiplier | 3.41/ -0.24 | 3.90/ -0.24 | 4.64/ -0.24 | 5.89/ -0.41 | ns |
| T _{DSPDCK_D_PREG_MULT} / T _{DSPCKD_D_PREG_MULT} | D input to P register CLK using multiplier | 3.33/ -0.62 | 3.81/ -0.62 | 4.53/ -0.62 | 5.70/ -1.42 | ns |
| T _{DSPDCK_{A,B}_PREG} / T _{DSPCKD_{A,B}_PREG} | A or B input to P register CLK not using multiplier | 1.47/ -0.24 | 1.68/ -0.24 | 2.00/ -0.24 | 2.37/ -0.41 | ns |
| T _{DSPDCK_C_PREG} /T _{DSPCKD_C_PREG} | C input to P register CLK not using multiplier | 1.30/ -0.22 | 1.49/ -0.22 | 1.78/ -0.22 | 2.11/ -0.36 | ns |
| T _{DSPDCK_PCIN_PREG} /T _{DSPCKD_PCIN_PREG} | PCIN input to P register CLK | 1.12/ -0.13 | 1.28/ -0.13 | 1.52/ -0.13 | 1.81/ -0.21 | ns |
| Setup and Hold Times of the CE Pins | | | | | | |
| T _{DSPDCK_{CEA;CEB}_{AREG;BREG}} / T _{DSPCKD_{CEA;CEB}_{AREG;BREG}} | {CEA; CEB} input to {A; B} register CLK | 0.30/ 0.05 | 0.36/ 0.06 | 0.44/ 0.09 | 0.55/ 0.09 | ns |
| T _{DSPDCK_CEC_CREG} /T _{DSPCKD_CEC_CREG} | CEC input to C register CLK | 0.24/ 0.08 | 0.29/ 0.09 | 0.36/ 0.11 | 0.43/ 0.11 | ns |
| T _{DSPDCK_CED_DREG} /T _{DSPCKD_CED_DREG} | CED input to D register CLK | 0.31/ -0.02 | 0.36/ -0.02 | 0.44/ -0.02 | 0.58/ 0.12 | ns |
| T _{DSPDCK_CEM_MREG} /T _{DSPCKD_CEM_MREG} | CEM input to M register CLK | 0.26/ 0.15 | 0.29/ 0.17 | 0.33/ 0.20 | 0.39/ 0.25 | ns |
| T _{DSPDCK_CEP_PREG} /T _{DSPCKD_CEP_PREG} | CEP input to P register CLK | 0.31/ 0.01 | 0.36/ 0.01 | 0.45/ 0.01 | 0.54/ 0.00 | ns |

MMCM Switching Characteristics

Table 38: MMCM Specification

| Symbol | Description | Speed Grade | | | | Units |
|--|---|---|-----------|-----------|-----------|---------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| MMCM_F _{INMAX} | Maximum Input Clock Frequency | 1066.00 | 933.00 | 800.00 | 800.00 | MHz |
| MMCM_F _{INMIN} | Minimum Input Clock Frequency | 10.00 | 10.00 | 10.00 | 10.00 | MHz |
| MMCM_F _{INJITTER} | Maximum Input Clock Period Jitter | < 20% of clock input period or 1 ns Max | | | | |
| MMCM_F _{INDUTY} | Allowable Input Duty Cycle: 10—49 MHz | 25.00 | 25.00 | 25.00 | 25.00 | % |
| | Allowable Input Duty Cycle: 50—199 MHz | 30.00 | 30.00 | 30.00 | 30.00 | % |
| | Allowable Input Duty Cycle: 200—399 MHz | 35.00 | 35.00 | 35.00 | 35.00 | % |
| | Allowable Input Duty Cycle: 400—499 MHz | 40.00 | 40.00 | 40.00 | 40.00 | % |
| | Allowable Input Duty Cycle: >500 MHz | 45.00 | 45.00 | 45.00 | 45.00 | % |
| MMCM_F _{MIN_PSCLK} | Minimum Dynamic Phase Shift Clock Frequency | 0.01 | 0.01 | 0.01 | 0.01 | MHz |
| MMCM_F _{MAX_PSCLK} | Maximum Dynamic Phase Shift Clock Frequency | 550.00 | 500.00 | 450.00 | 450.00 | MHz |
| MMCM_F _{VCOMIN} | Minimum MMCM VCO Frequency | 600.00 | 600.00 | 600.00 | 600.00 | MHz |
| MMCM_F _{VCOMAX} | Maximum MMCM VCO Frequency | 1600.00 | 1440.00 | 1200.00 | 1200.00 | MHz |
| MMCM_F _{BANDWIDTH} | Low MMCM Bandwidth at Typical ⁽¹⁾ | 1.00 | 1.00 | 1.00 | 1.00 | MHz |
| | High MMCM Bandwidth at Typical ⁽¹⁾ | 4.00 | 4.00 | 4.00 | 4.00 | MHz |
| MMCM_T _{STATPHAOFFSET} | Static Phase Offset of the MMCM Outputs ⁽²⁾ | 0.12 | 0.12 | 0.12 | 0.12 | ns |
| MMCM_T _{OUTJITTER} | MMCM Output Jitter | Note 3 | | | | |
| MMCM_T _{OUTDUTY} | MMCM Output Clock Duty Cycle Precision ⁽⁴⁾ | 0.20 | 0.20 | 0.20 | 0.25 | ns |
| MMCM_T _{LOCKMAX} | MMCM Maximum Lock Time | 100.00 | 100.00 | 100.00 | 100.00 | μs |
| MMCM_F _{OUTMAX} | MMCM Maximum Output Frequency | 1066.00 | 933.00 | 800.00 | 800.00 | MHz |
| MMCM_F _{OUTMIN} | MMCM Minimum Output Frequency ⁽⁵⁾⁽⁶⁾ | 4.69 | 4.69 | 4.69 | 4.69 | MHz |
| MMCM_T _{EXTFDVAR} | External Clock Feedback Variation | < 20% of clock input period or 1 ns Max | | | | |
| MMCM_RST _{MINPULSE} | Minimum Reset Pulse Width | 5.00 | 5.00 | 5.00 | 5.00 | ns |
| MMCM_F _{PFDMAX} | Maximum Frequency at the Phase Frequency Detector with Bandwidth Set to High or Optimized | 550.00 | 500.00 | 450.00 | 450.00 | MHz |
| | Maximum Frequency at the Phase Frequency Detector with Bandwidth Set to Low | 300.00 | 300.00 | 300.00 | 300.00 | MHz |
| MMCM_F _{PFDMIN} | Minimum Frequency at the Phase Frequency Detector | 10.00 | 10.00 | 10.00 | 10.00 | MHz |
| MMCM_T _{FBDELAY} | Maximum Delay in the Feedback Path | 3 ns Max or one CLKIN cycle | | | | |
| MMCM Switching Characteristics Setup and Hold | | | | | | |
| T _{MMCMDCK_PSEN} /T _{MMCMCKD_PSEN} | Setup and Hold of Phase Shift Enable | 1.04/0.00 | 1.04/0.00 | 1.04/0.00 | 1.04/0.00 | ns |
| T _{MMCMDCK_PSINCDEC} /T _{MMCMCKD_PSINCDEC} | Setup and Hold of Phase Shift Increment/Decrement | 1.04/0.00 | 1.04/0.00 | 1.04/0.00 | 1.04/0.00 | ns |
| T _{MMCMCKO_PSDONE} | Phase Shift Clock-to-Out of PSDONE | 0.59 | 0.68 | 0.81 | 0.78 | ns |
| Dynamic Reconfiguration Port (DRP) for MMCM Before and After DCLK | | | | | | |
| T _{MMCMDCK_DADDR} /T _{MMCMCKD_DADDR} | DADDR Setup/Hold | 1.25/0.15 | 1.40/0.15 | 1.63/0.15 | 1.43/0.00 | ns, Min |
| T _{MMCMDCK_DI} /T _{MMCMCKD_DI} | DI Setup/Hold | 1.25/0.15 | 1.40/0.15 | 1.63/0.15 | 1.43/0.00 | ns, Min |

Table 42: Clock-Capable Clock Input to Output Delay With MMCM

| Symbol | Description | Device | Speed Grade | | | | Units |
|---|---|----------|-------------|--------|------|------|-------|
| | | | 1.0V | | 0.9V | | |
| | | | -3 | -2/-2L | -1 | -2L | |
| SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>with MMCM</i> . | | | | | | | |
| TICKOFMMCMCC | Clock-capable clock input and OUTFF <i>with MMCM</i> | XC7K70T | 0.95 | 0.95 | 0.95 | 1.74 | ns |
| | | XC7K160T | 0.96 | 0.96 | 0.96 | 1.78 | ns |
| | | XC7K325T | 1.00 | 1.00 | 1.00 | 1.82 | ns |
| | | XC7K355T | 1.00 | 1.00 | 1.00 | 1.78 | ns |
| | | XC7K410T | 1.00 | 1.00 | 1.00 | 1.82 | ns |
| | | XC7K420T | 1.07 | 1.07 | 1.07 | 1.82 | ns |
| | | XC7K480T | 1.07 | 1.07 | 1.07 | 1.82 | ns |

Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. MMCM output jitter is already included in the timing calculation.

Table 43: Clock-Capable Clock Input to Output Delay With PLL

| Symbol | Description | Device | Speed Grade | | | | Units |
|--|--|----------|-------------|--------|------|------|-------|
| | | | 1.0V | | 0.9V | | |
| | | | -3 | -2/-2L | -1 | -2L | |
| SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>with PLL</i> . | | | | | | | |
| TICKOFPLLCC | Clock-capable clock input and OUTFF <i>with PLL</i> | XC7K70T | 0.84 | 0.84 | 0.84 | 1.45 | ns |
| | | XC7K160T | 0.89 | 0.89 | 0.89 | 1.54 | ns |
| | | XC7K325T | 0.89 | 0.89 | 0.89 | 1.54 | ns |
| | | XC7K355T | 0.89 | 0.89 | 0.89 | 1.50 | ns |
| | | XC7K410T | 0.89 | 0.89 | 0.89 | 1.54 | ns |
| | | XC7K420T | 0.96 | 0.96 | 0.96 | 1.54 | ns |
| | | XC7K480T | 0.96 | 0.96 | 0.96 | 1.54 | ns |

Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. PLL output jitter is already included in the timing calculation.

Table 44: Pin-to-Pin, Clock-to-Out using BUFI0

| Symbol | Description | Speed Grade | | | | Units |
|--|--|-------------|--------|------|------|-------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>with BUFI0</i> . | | | | | | |
| TICKOFC0 | Clock-to-Out of I/O clock for HR I/O banks | 4.93 | 5.52 | 6.20 | 6.97 | ns |
| | Clock-to-Out of I/O clock for HP I/O banks | 4.85 | 5.44 | 6.11 | 6.90 | ns |

Table 47: Clock-Capable Clock Input Setup and Hold With PLL

| Symbol | Description | Device | Speed Grade | | | | Units |
|--|--|----------|-------------|------------|------------|------------|-------|
| | | | 1.0V | | 0.9V | | |
| | | | -3 | -2/-2L | -1 | -2L | |
| Input Setup and Hold Time Relative to Clock-Capable Clock Input Signal for SSTL15 Standard. ⁽¹⁾ | | | | | | | |
| $T_{PSPLLCC}/T_{PHPLLCC}$ | No Delay clock-capable clock input and IFF ⁽²⁾ with PLL | XC7K70T | 2.75/-0.32 | 3.04/-0.32 | 3.33/-0.32 | 2.42/-0.54 | ns |
| | | XC7K160T | 2.85/-0.31 | 3.16/-0.31 | 3.46/-0.31 | 2.59/-0.56 | ns |
| | | XC7K325T | 2.91/-0.27 | 3.24/-0.27 | 3.54/-0.27 | 2.80/-0.56 | ns |
| | | XC7K355T | 2.79/-0.27 | 3.12/-0.27 | 3.40/-0.27 | 2.67/-0.52 | ns |
| | | XC7K410T | 2.91/-0.27 | 3.24/-0.27 | 3.53/-0.27 | 2.78/-0.56 | ns |
| | | XC7K420T | 2.83/-0.20 | 3.12/-0.20 | 3.41/-0.20 | 2.61/-0.50 | ns |
| | | XC7K480T | 2.83/-0.20 | 3.12/-0.20 | 3.41/-0.20 | 2.61/-0.50 | ns |

Notes:

1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage.
2. IFF = Input Flip-Flop or Latch
3. Use IBIS to determine any duty-cycle distortion incurred using various standards.

Table 48: Data Input Setup and Hold Times Relative to a Forwarded Clock Input Pin Using BUFIN

| Symbol | Description | Speed Grade | | | | Units |
|--|--|-------------|------------|------------|------------|-------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| Input Setup and Hold Time Relative to a Forwarded Clock Input Pin Using BUFIN for SSTL15 Standard. | | | | | | |
| T_{PSCS}/T_{PHCS} | Setup/Hold of I/O clock for HR I/O banks | -0.36/1.36 | -0.36/1.50 | -0.36/1.70 | -0.44/1.87 | ns |
| | Setup/Hold of I/O clock for HP I/O banks | -0.34/1.39 | -0.34/1.53 | -0.34/1.73 | -0.44/1.87 | ns |

Table 49: Sample Window

| Symbol | Description | Speed Grade | | | | Units |
|-------------------|--|-------------|--------|------|------|-------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| T_{SAMP} | Sampling Error at Receiver Pins ⁽¹⁾ | 0.51 | 0.56 | 0.61 | 0.56 | ns |
| T_{SAMP_BUFIN} | Sampling Error at Receiver Pins using BUFIN ⁽²⁾ | 0.30 | 0.35 | 0.40 | 0.35 | ns |

Notes:

1. This parameter indicates the total sampling error of the Kintex-7 FPGAs DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the MMCM to capture the DDR input registers' edges of operation. These measurements include:
 - CLK0 MMCM jitter
 - MMCM accuracy (phase offset)
 - MMCM phase shift resolution
These measurements do not include package or clock tree skew.
2. This parameter indicates the total sampling error of the Kintex-7 FPGAs DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the BUFIN clock network and IDELAY to capture the DDR input registers' edges of operation. These measurements do not include package or clock tree skew.

Additional Package Parameter Guidelines

The parameters in this section provide the necessary values for calculating timing budgets for Kintex-7 FPGA clock transmitter and receiver data-valid windows.

Table 50: Package Skew

| Symbol | Description | Device | Package | Value | Units |
|---------------|-----------------------------|----------|---------|-------|-------|
| $T_{PKGSKEW}$ | Package Skew ⁽¹⁾ | XC7K70T | FBG484 | 108 | ps |
| | | | FBG676 | 135 | ps |
| | | XC7K160T | FBG484 | 118 | ps |
| | | | FBG676 | 136 | ps |
| | | | FFG676 | 161 | ps |
| | | XC7K325T | FBG676 | 146 | ps |
| | | | FFG676 | 154 | ps |
| | | | FBG900 | 163 | ps |
| | | | FFG900 | 161 | ps |
| | | XC7K355T | FFG901 | 149 | ps |
| | | XC7K410T | FBG676 | 165 | ps |
| | | | FFG676 | 168 | ps |
| | | | FBG900 | 151 | ps |
| | | | FFG900 | 146 | ps |
| | | XC7K420T | FFG901 | 149 | ps |
| | | | FFG1156 | 145 | ps |
| | | XC7K480T | FFG901 | 149 | ps |
| | | | FFG1156 | 145 | ps |

Notes:

1. These values represent the worst-case skew between any two SelectIO resources in the package: shortest delay to longest delay from die pad to ball.
2. Package delay information is available for these device/package combinations. This information can be used to deskew the package.

Table 56: GTX Transceiver PLL /Lock Time Adaptation

| Symbol | Description | Conditions | All Speed Grades | | | Units |
|--------------------|---|---|------------------|--------|----------------------|-------|
| | | | Min | Typ | Max | |
| T _{LOCK} | Initial PLL lock | | — | — | 1 | ms |
| T _{DLOCK} | Clock recovery phase acquisition and adaptation time for decision feedback equalizer (DFE). | After the PLL is locked to the reference clock, this is the time it takes to lock the clock data recovery (CDR) to the data present at the input. | — | 50,000 | 37 x10 ⁶ | UI |
| | Clock recovery phase acquisition and adaptation time for low-power mode (LPM) when the DFE is disabled. | | — | 50,000 | 2.3 x10 ⁶ | UI |

Table 57: GTX Transceiver User Clock Switching Characteristics⁽¹⁾⁽²⁾

| Symbol | Description | Conditions | Speed Grade | | | | Units | |
|--------------------|-----------------------------|------------------|-------------------|-----------------------|-------------------|--------------------|-------|--|
| | | | 1.0V | | 0.9V | | | |
| | | | -3 ⁽³⁾ | -2/-2L ⁽³⁾ | -1 ⁽⁴⁾ | -2L ⁽⁵⁾ | | |
| F _{TXOUT} | TXOUTCLK maximum frequency | | 412.54 | 412.54 | 312.50 | 237.53 | MHz | |
| F _{RXOUT} | RXOUTCLK maximum frequency | | 412.54 | 412.54 | 312.50 | 237.53 | MHz | |
| F _{TXIN} | TXUSRCLK maximum frequency | 16-bit data path | 412.54 | 412.54 | 312.50 | 237.53 | MHz | |
| | | 32-bit data path | 391.08 | 322.37 | 250.00 | 206.27 | MHz | |
| F _{RXIN} | RXUSRCLK maximum frequency | 16-bit data path | 412.54 | 412.54 | 312.50 | 237.53 | MHz | |
| | | 32-bit data path | 391.08 | 322.37 | 250.00 | 206.27 | MHz | |
| F _{TXIN2} | TXUSRCLK2 maximum frequency | 16-bit data path | 412.54 | 412.54 | 312.50 | 237.53 | MHz | |
| | | 32-bit data path | 391.08 | 322.37 | 250.00 | 206.27 | MHz | |
| | | 64-bit data path | 195.54 | 161.19 | 125.00 | 103.14 | MHz | |
| F _{RXIN2} | RXUSRCLK2 maximum frequency | 16-bit data path | 412.54 | 412.54 | 312.50 | 237.53 | MHz | |
| | | 32-bit data path | 391.08 | 322.37 | 250.00 | 206.27 | MHz | |
| | | 64-bit data path | 195.54 | 161.19 | 125.00 | 103.14 | MHz | |

Notes:

1. Clocking must be implemented as described in [UG476: 7 Series FPGAs GTX/GTH Transceiver User Guide](#).
2. These frequencies are not supported for all possible transceiver configurations.
3. For speed grades -3, -2, -2L (1.0V), a 16-bit data path can only be used for speeds less than 6.6 Gb/s.
4. For speed grade -1, a 16-bit data path can only be used for speeds less than 5.0 Gb/s.
5. For speed grade -2L (0.9V), a 16-bit data path can only be used for speeds less than 3.8 Gb/s.

Table 58: GTX Transceiver Transmitter Switching Characteristics

| Symbol | Description | Condition | Min | Typ | Max | Units |
|-------------------------------|--|------------|-------|-----|---------------------|-------|
| F _{GTXTX} | Serial data rate range | | 0.500 | — | F _{GTXMAX} | Gb/s |
| T _{RTX} | TX Rise time | 20%–80% | — | 40 | — | ps |
| T _{FTX} | TX Fall time | 80%–20% | — | 40 | — | ps |
| T _{LLSKEW} | TX lane-to-lane skew ⁽¹⁾ | | — | — | 500 | ps |
| V _{TXOOBVDP} | Electrical idle amplitude | | — | — | 15 | mV |
| T _{TXOOBTTRANSITION} | Electrical idle transition time | | — | — | 140 | ns |
| TJ _{12.5} | Total Jitter ⁽²⁾⁽⁴⁾ | 12.5 Gb/s | — | — | 0.28 | UI |
| DJ _{12.5} | Deterministic Jitter ⁽²⁾⁽⁴⁾ | | — | — | 0.17 | UI |
| TJ _{11.18} | Total Jitter ⁽²⁾⁽⁴⁾ | 11.18 Gb/s | — | — | 0.28 | UI |
| DJ _{11.18} | Deterministic Jitter ⁽²⁾⁽⁴⁾ | | — | — | 0.17 | UI |

Table 58: GTX Transceiver Transmitter Switching Characteristics (Cont'd)

| Symbol | Description | Condition | Min | Typ | Max | Units |
|------------------------|--|--------------------------|-----|-----|------|-------|
| TJ _{10.3125} | Total Jitter ⁽²⁾⁽⁴⁾ | 10.3125 Gb/s | — | — | 0.28 | UI |
| DJ _{10.3125} | Deterministic Jitter ⁽²⁾⁽⁴⁾ | | — | — | 0.17 | UI |
| TJ _{9.953} | Total Jitter ⁽²⁾⁽⁴⁾ | 9.953 Gb/s | — | — | 0.28 | UI |
| DJ _{9.953} | Deterministic Jitter ⁽²⁾⁽⁴⁾ | | — | — | 0.17 | UI |
| TJ _{9.8} | Total Jitter ⁽²⁾⁽⁴⁾ | 9.8 Gb/s | — | — | 0.28 | UI |
| DJ _{9.8} | Deterministic Jitter ⁽²⁾⁽⁴⁾ | | — | — | 0.17 | UI |
| TJ _{8.0} | Total Jitter ⁽²⁾⁽⁴⁾ | 8.0 Gb/s | — | — | 0.30 | UI |
| DJ _{8.0} | Deterministic Jitter ⁽²⁾⁽⁴⁾ | | — | — | 0.15 | UI |
| TJ _{6.6_QPLL} | Total Jitter ⁽²⁾⁽⁴⁾ | 6.6 Gb/s | — | — | 0.28 | UI |
| DJ _{6.6_QPLL} | Deterministic Jitter ⁽²⁾⁽⁴⁾ | | — | — | 0.17 | UI |
| TJ _{6.6_CPLL} | Total Jitter ⁽³⁾⁽⁴⁾ | 6.6 Gb/s | — | — | 0.30 | UI |
| DJ _{6.6_CPLL} | Deterministic Jitter ⁽³⁾⁽⁴⁾ | | — | — | 0.15 | UI |
| TJ _{5.0} | Total Jitter ⁽³⁾⁽⁴⁾ | 5.0 Gb/s | — | — | 0.30 | UI |
| DJ _{5.0} | Deterministic Jitter ⁽³⁾⁽⁴⁾ | | — | — | 0.15 | UI |
| TJ _{4.25} | Total Jitter ⁽³⁾⁽⁴⁾ | 4.25 Gb/s | — | — | 0.30 | UI |
| DJ _{4.25} | Deterministic Jitter ⁽³⁾⁽⁴⁾ | | — | — | 0.15 | UI |
| TJ _{3.75} | Total Jitter ⁽³⁾⁽⁴⁾ | 3.75 Gb/s | — | — | 0.30 | UI |
| DJ _{3.75} | Deterministic Jitter ⁽³⁾⁽⁴⁾ | | — | — | 0.15 | UI |
| TJ _{3.2} | Total Jitter ⁽³⁾⁽⁴⁾ | 3.20 Gb/s ⁽⁵⁾ | — | — | 0.2 | UI |
| DJ _{3.2} | Deterministic Jitter ⁽³⁾⁽⁴⁾ | | — | — | 0.1 | UI |
| TJ _{3.2L} | Total Jitter ⁽³⁾⁽⁴⁾ | 3.20 Gb/s ⁽⁶⁾ | — | — | 0.32 | UI |
| DJ _{3.2L} | Deterministic Jitter ⁽³⁾⁽⁴⁾ | | — | — | 0.16 | UI |
| TJ _{2.5} | Total Jitter ⁽³⁾⁽⁴⁾ | 2.5 Gb/s ⁽⁷⁾ | — | — | 0.20 | UI |
| DJ _{2.5} | Deterministic Jitter ⁽³⁾⁽⁴⁾ | | — | — | 0.08 | UI |
| TJ _{1.25} | Total Jitter ⁽³⁾⁽⁴⁾ | 1.25 Gb/s ⁽⁸⁾ | — | — | 0.15 | UI |
| DJ _{1.25} | Deterministic Jitter ⁽³⁾⁽⁴⁾ | | — | — | 0.06 | UI |
| TJ ₅₀₀ | Total Jitter ⁽³⁾⁽⁴⁾ | 500 Mb/s | — | — | 0.1 | UI |
| DJ ₅₀₀ | Deterministic Jitter ⁽³⁾⁽⁴⁾ | | — | — | 0.03 | UI |

Notes:

1. Using same REFCLK input with TX phase alignment enabled for up to 12 consecutive transmitters (three fully populated GTX Quads).
2. Using QPLL_FBDIV = 40, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
3. Using CPLL_FBDIV = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
4. All jitter values are based on a bit-error ratio of $1e^{-12}$.
5. CPLL frequency at 3.2 GHz and TXOUT_DIV = 2.
6. CPLL frequency at 1.6 GHz and TXOUT_DIV = 1.
7. CPLL frequency at 2.5 GHz and TXOUT_DIV = 2.
8. CPLL frequency at 2.5 GHz and TXOUT_DIV = 4.

Table 59: GTX Transceiver Receiver Switching Characteristics

| Symbol | Description | | Min | Typ | Max | Units |
|--|---|-------------------------------------|-------|-----|--------------|-------|
| F_{GTXRX} | Serial data rate | RX oversampler not enabled | 0.500 | — | F_{GTXMAX} | Gb/s |
| $T_{RXELECIDLE}$ | Time for RXELECIDLE to respond to loss or restoration of data | | — | 10 | — | ns |
| RX_{OOBVDP} | OOB detect threshold peak-to-peak | | 60 | — | 150 | mV |
| RX_{SST} | Receiver spread-spectrum tracking ⁽¹⁾ | Modulated @ 33 KHz | -5000 | — | 0 | ppm |
| RX_{RL} | Run length (CID) | | — | — | 512 | UI |
| RX_{PPMTOL} | Data/REFCLK PPM offset tolerance | Bit rates ≤ 6.6 Gb/s | -1250 | — | 1250 | ppm |
| | | Bit rates > 6.6 Gb/s and ≤ 8.0 Gb/s | -700 | — | 700 | ppm |
| | | Bit rates > 8.0 Gb/s | -200 | — | 200 | ppm |
| SJ Jitter Tolerance⁽²⁾ | | | | | | |
| $JT_{SJ12.5}$ | Sinusoidal Jitter (QPLL) ⁽³⁾ | 12.5 Gb/s | 0.3 | — | — | UI |
| $JT_{SJ11.18}$ | Sinusoidal Jitter (QPLL) ⁽³⁾ | 11.18 Gb/s | 0.3 | — | — | UI |
| $JT_{SJ10.32}$ | Sinusoidal Jitter (QPLL) ⁽³⁾ | 10.32 Gb/s | 0.3 | — | — | UI |
| $JT_{SJ9.95}$ | Sinusoidal Jitter (QPLL) ⁽³⁾ | 9.95 Gb/s | 0.3 | — | — | UI |
| $JT_{SJ9.8}$ | Sinusoidal Jitter (QPLL) ⁽³⁾ | 9.8 Gb/s | 0.3 | — | — | UI |
| $JT_{SJ8.0}$ | Sinusoidal Jitter (QPLL) ⁽³⁾ | 8.0 Gb/s | 0.44 | — | — | UI |
| $JT_{SJ6.6_QPLL}$ | Sinusoidal Jitter (QPLL) ⁽³⁾ | 6.6 Gb/s | 0.48 | — | — | UI |
| $JT_{SJ6.6_CPLL}$ | Sinusoidal Jitter (CPLL) ⁽³⁾ | 6.6 Gb/s | 0.44 | — | — | UI |
| $JT_{SJ5.0}$ | Sinusoidal Jitter (CPLL) ⁽³⁾ | 5.0 Gb/s | 0.44 | — | — | UI |
| $JT_{SJ4.25}$ | Sinusoidal Jitter (CPLL) ⁽³⁾ | 4.25 Gb/s | 0.44 | — | — | UI |
| $JT_{SJ3.75}$ | Sinusoidal Jitter (CPLL) ⁽³⁾ | 3.75 Gb/s | 0.44 | — | — | UI |
| $JT_{SJ3.2}$ | Sinusoidal Jitter (CPLL) ⁽³⁾ | 3.2 Gb/s ⁽⁴⁾ | 0.45 | — | — | UI |
| $JT_{SJ3.2L}$ | Sinusoidal Jitter (CPLL) ⁽³⁾ | 3.2 Gb/s ⁽⁵⁾ | 0.45 | — | — | UI |
| $JT_{SJ2.5}$ | Sinusoidal Jitter (CPLL) ⁽³⁾ | 2.5 Gb/s ⁽⁶⁾ | 0.5 | — | — | UI |
| $JT_{SJ1.25}$ | Sinusoidal Jitter (CPLL) ⁽³⁾ | 1.25 Gb/s ⁽⁷⁾ | 0.5 | — | — | UI |
| JT_{SJ500} | Sinusoidal Jitter (CPLL) ⁽³⁾ | 500 Mb/s | 0.4 | — | — | UI |
| SJ Jitter Tolerance with Stressed Eye⁽²⁾ | | | | | | |
| $JT_{TJSE3.2}$ | Total Jitter with Stressed Eye ⁽⁸⁾ | 3.2 Gb/s | 0.70 | — | — | UI |
| $JT_{TJSE6.6}$ | | 6.6 Gb/s | 0.70 | — | — | UI |
| $JT_{SJSE3.2}$ | Sinusoidal Jitter with Stressed Eye ⁽⁸⁾ | 3.2 Gb/s | 0.1 | — | — | UI |
| $JT_{SJSE6.6}$ | | 6.6 Gb/s | 0.1 | — | — | UI |

Notes:

1. Using RXOUT_DIV = 1, 2, and 4.
2. All jitter values are based on a bit error ratio of $1e^{-12}$.
3. The frequency of the injected sinusoidal jitter is 10 MHz.
4. CPLL frequency at 3.2 GHz and RXOUT_DIV = 2.
5. CPLL frequency at 1.6 GHz and RXOUT_DIV = 1.
6. CPLL frequency at 2.5 GHz and RXOUT_DIV = 2.
7. CPLL frequency at 2.5 GHz and RXOUT_DIV = 4.
8. Composite jitter with RX and LPM or DFE mode.

XADC Specifications

Table 67: XADC Specifications

| Parameter | Symbol | Comments/Conditions | Min | Typ | Max | Units |
|---|------------|--|------|-----|-------------|---------------------|
| $V_{CCADC} = 1.8V \pm 5\%$, $V_{REFP} = 1.25V$, $V_{REFN} = 0V$, $ADCCLK = 26\text{ MHz}$, $T_j = -40^\circ C$ to $100^\circ C$, Typical values at $T_j=+40^\circ C$ | | | | | | |
| ADC Accuracy⁽¹⁾ | | | | | | |
| Resolution | | | 12 | – | – | Bits |
| Integral Nonlinearity ⁽²⁾ | INL | | – | – | ± 3 | LSBs |
| Differential Nonlinearity | DNL | No missing codes, guaranteed monotonic | – | – | ± 1 | LSBs |
| Offset Error | | Offset calibration enabled | – | – | ± 6 | LSBs |
| Gain Error | | Gain calibration disabled | – | – | ± 0.5 | % |
| Offset Matching | | Offset calibration enabled | – | – | 4 | LSBs |
| Gain Matching | | Gain calibration disabled | – | – | 0.3 | % |
| Sample Rate | | | 0.1 | – | 1 | MS/s |
| Signal to Noise Ratio ⁽²⁾ | SNR | $F_{SAMPLE} = 500\text{KS/s}$, $F_{IN} = 20\text{KHz}$ | 60 | – | – | dB |
| RMS Code Noise | | External 1.25V reference | – | – | 2 | LSBs |
| | | On-chip reference | – | 3 | – | LSBs |
| Total Harmonic Distortion ⁽²⁾ | THD | $F_{SAMPLE} = 500\text{KS/s}$, $F_{IN} = 20\text{KHz}$ | – | 70 | – | dB |
| ADC Accuracy at Extended Temperatures (-55°C to 125°C) | | | | | | |
| Resolution | | | 10 | – | – | Bits |
| Integral Nonlinearity ⁽²⁾ | INL | | – | – | ± 1 | LSB (at 10 bits) |
| Differential Nonlinearity | DNL | No missing codes, guaranteed monotonic | – | – | ± 1 | |
| Analog Inputs⁽³⁾ | | | | | | |
| ADC Input Ranges | | Unipolar operation | 0 | – | 1 | V |
| | | Bipolar operation | -0.5 | – | +0.5 | V |
| | | Unipolar common mode range (FS input) | 0 | – | +0.5 | V |
| | | Bipolar common mode range (FS input) | +0.5 | – | +0.6 | V |
| Maximum External Channel Input Ranges | | Adjacent channels set within these ranges should not corrupt measurements on adjacent channels | -0.1 | – | V_{CCADC} | V |
| Auxiliary Channel Full Resolution Bandwidth | FRBW | | 250 | – | – | KHz |
| On-Chip Sensors | | | | | | |
| Temperature Sensor Error | | $T_j = -40^\circ C$ to $100^\circ C$. | – | – | ± 4 | °C |
| | | $T_j = -55^\circ C$ to $+125^\circ C$ | – | – | ± 6 | °C |
| Supply Sensor Error | | Measurement range of V_{CCAUX} 1.8V $\pm 5\%$ $T_j = -40^\circ C$ to $+100^\circ C$ | – | – | ± 1 | % |
| | | Measurement range of V_{CCAUX} 1.8V $\pm 5\%$ $T_j = -55^\circ C$ to $+125^\circ C$ | – | – | ± 2 | % |
| Conversion Rate⁽⁴⁾ | | | | | | |
| Conversion Time - Continuous | t_{CONV} | Number of ADCCLK cycles | 26 | – | 32 | Cycles |
| Conversion Time - Event | t_{CONV} | Number of CLK cycles | – | – | 21 | Cycles |
| DRP Clock Frequency | DCLK | DRP clock frequency | 8 | – | 250 | MHz |
| ADC Clock Frequency | ADCCLK | Derived from DCLK | 1 | – | 26 | MHz |
| DCLK Duty Cycle | | | 40 | – | 60 | % |

| Date | Version | Description |
|----------|---------|---|
| 07/25/12 | 1.6 | <p>Updated the descriptions, changed V_{IN} and Note 2 and added Note 4 in Table 1. In Table 2, changed descriptions and notes, removed Note 7, changed GTX transceiver parameters and values and added Note 9. Updated parameters in Table 3. Added Table 4 and Table 5.</p> <p>Changed the typical values for many of the devices in Table 7. Updated LVCMOS12 and the SSTLs in Table 9. Updated many of the specifications in Table 10 and Table 11.</p> <p>Updated speed specification to v1.06 (-3, -2, -2L(1.0V), -1) and v1.05 (-2L(0.9V)) with appropriate changes to Table 14 and Table 15 including production release of the XC7K325T and the XC7K410T in the -2, -2L(1.0V), and -1 speed designations.</p> <p>Added notes and specifications to Table 17 and Table 18.</p> <p>Updated the IOB Pad Input/Output/3-State discussion and changed Table 21 by adding $T_{IOIBUFDISABLE}$.</p> <p>Removed many of the combinatorial delay specifications and T_{CINCK}/T_{CKCIN} from Table 28.</p> <p>Rearranged Table 51 including moving some parameters to Table 1. Added Table 56. Updated Table 57. In Table 59, updated SJ Jitter Tolerance with Stressed Eye section, page 51 and Note 8.</p> <p>Added Note 1, Note 2, and Note 3 to Table 62. Added Note 1 and Note 2 to Table 63, and line rate ranges. Updated Table 64 including adding Note 1. Updated Table 65 including adding Note 1.</p> <p>In Table 67 updated Note 1 and added Note 4. In Table 68, updated T_{POR} and F_{EMCCK}.</p> |
| 09/04/12 | 1.7 | Updated Table 14 and Table 15 for production release of the XC7K160T in the -2, -2L(1.0V), and -1 speed designations. |
| 09/26/12 | 1.8 | In Table 2 , revised V_{CCINT} and V_{CCBRAM} and added Note 2 . Updated Table 14 and Table 15 for production release of the XC7K480T in the -2, -2L(1.0V), and -1 speed designations and the XC7K325T and XC7K410T in the -3 speed designation. |
| 10/10/12 | 1.9 | Updated the $I_{CCINTMIN}$ value for the XC7K355T in Table 7 . Updated Table 14 and Table 15 for production release of the XC7K420T in the -2, -2L(1.0V), and -1 speed designations. |
| 10/25/12 | 2.0 | <p>Updated the AC Switching Characteristics based upon ISE 14.3 v1.07 for the -3, -2, -2L (1.0V), -1 speed specifications, and ISE 14.3 v1.06 for the -2L (0.9V) speed specifications throughout the document.</p> <p>Updated Table 14 and Table 15 for production release of the XC7K355T in the -2, -2L(1.0V), and -1 speed designations. Also updated Table 14 and Table 15 for production release of the XC7K325T and XC7K410T in the -2L (0.9V).</p> <p>Added values for Table 16 -2L (0.9V). Added package skew values to Table 50. In Table 53, increased -1 speed grade (FF package) F_{GTXMAX} value from 6.6 Gb/s to 8.0 Gb/s.</p> |
| 10/31/12 | 2.1 | Updated Table 14 and Table 15 for production release of the XC7K70T in the -2, -2L(1.0V), and -1 speed designations. |
| 11/26/12 | 2.2 | Updated Table 14 and Table 15 for production release of -3 speed designation for XC7K70T, XC7K160T, XC7K355T, XC7K420T, and XC7K480T. Removed Note 4 from Table 67 . |
| 12/05/12 | 2.3 | Updated Table 14 and Table 15 for production release of the -2L (0.9V) speed designation for XC7K160T, XC7K420T, and XC7K480T. Updated Note 1 in Table 50 . |
| 12/12/12 | 2.4 | Updated Table 14 and Table 15 for production release of the -2L (0.9V) speed designation for XC7K70T and XC7K355T. Added Internal Configuration Access Port section to Table 68 . |