



Welcome to E-XFL.COM

Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | 25475 |
| Number of Logic Elements/Cells | 326080 |
| Total RAM Bits | 16404480 |
| Number of I/O | 400 |
| Number of Gates | - |
| Voltage - Supply | 0.97V ~ 1.03V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 676-BBGA, FCBGA |
| Supplier Device Package | 676-FCBGA (27x27) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xc7k325t-2ffg676c |

Table 1: Absolute Maximum Ratings (1) (Cont'd)

| Symbol | Description | Min | Max | Units |
|--------------------|---|------|------|-------|
| I _{DCIN} | DC input current for receiver input pins DC coupled V _{MGTAVTT} = 1.2V | – | 14 | mA |
| I _{DCOUT} | DC output current for transmitter pins DC coupled V _{MGTAVTT} = 1.2V | – | 14 | mA |
| XADC | | | | |
| V _{CCADC} | XADC supply relative to GNDADC | –0.5 | 2.0 | V |
| V _{REFP} | XADC reference input relative to GNDADC | –0.5 | 2.0 | V |
| Temperature | | | | |
| T _{STG} | Storage temperature (ambient) | –65 | 150 | °C |
| T _{SOL} | Maximum soldering temperature for Pb/Sn component bodies (6) | – | +220 | °C |
| | Maximum soldering temperature for Pb-free component bodies (6) | – | +260 | °C |
| T _j | Maximum junction temperature(6) | – | +125 | °C |

Notes:

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.
- The lower absolute voltage specification always applies.
- For I/O operation, refer to [UG471: 7 Series FPGAs SelectIO Resources User Guide](#).
- The maximum limit applied to DC and AC signals.
- For maximum undershoot and overshoot AC specifications, see [Table 4](#) and [Table 5](#).
- For soldering guidelines and thermal considerations, see [UG475: 7 Series FPGA Packaging and Pinout Specification](#).

Table 2: Recommended Operating Conditions (1)

| Symbol | Description | Min | Typ | Max | Units |
|--------------------------------------|--|-------|------|------------------------|-------|
| FPGA Logic | | | | | |
| V _{CCINT} ⁽²⁾ | Internal supply voltage | 0.97 | 1.00 | 1.03 | V |
| | For -2L (0.9V) devices: internal supply voltage | 0.87 | 0.90 | 0.93 | V |
| V _{CCBRAM} ⁽²⁾ | Block RAM supply voltage | 0.97 | 1.00 | 1.03 | V |
| | For -2L (0.9V) devices: block RAM supply voltage | 0.87 | 0.90 | 1.03 | V |
| V _{CCAUX} | Auxiliary supply voltage | 1.71 | 1.80 | 1.89 | V |
| V _{CCO} ⁽³⁾⁽⁴⁾ | Supply voltage for 3.3V HR I/O banks | 1.14 | – | 3.465 | V |
| | Supply voltage for 1.8V HP I/O banks | 1.14 | – | 1.89 | V |
| V _{CCAUX_IO} | Auxiliary supply voltage when set to 1.8V | 1.71 | 1.80 | 1.89 | V |
| | Auxiliary supply voltage when set to 2.0V | 1.94 | 2.00 | 2.06 | V |
| V _{IN} ⁽⁵⁾ | I/O input voltage | –0.20 | – | V _{CCO} + 0.2 | V |
| | I/O input voltage for V _{REF} and differential I/O standards | –0.20 | – | 2.625 | V |
| I _{IN} ⁽⁶⁾ | Maximum current through any pin in a powered or unpowered bank when forward biasing the clamp diode. | – | – | 10 | mA |
| V _{CCBATT} ⁽⁷⁾ | Battery voltage | 1.0 | – | 1.89 | V |
| GTX Transceiver | | | | | |
| V _{MGTAVCC} ⁽⁸⁾ | Analog supply voltage for the GTX transceiver QPLL frequency range ≤ 10.3125 GHz ⁽⁹⁾⁽¹⁰⁾ | 0.97 | 1.0 | 1.08 | V |
| | Analog supply voltage for the GTX transceiver QPLL frequency range > 10.3125 GHz | 1.02 | 1.05 | 1.08 | V |
| V _{MGTAVTT} ⁽⁸⁾ | Analog supply voltage for the GTX transmitter and receiver termination circuits | 1.17 | 1.2 | 1.23 | V |
| V _{MGTVCaux} ⁽⁸⁾ | Auxiliary analog QPLL voltage supply for the transceivers | 1.75 | 1.80 | 1.85 | V |

Table 5: Maximum Allowed AC Voltage Overshoot and Undershoot for 1.8V HP I/O Banks⁽¹⁾⁽²⁾ (Cont'd)

| AC Voltage Overshoot | % of UI @-40°C to 100°C | AC Voltage Undershoot | % of UI @-40°C to 100°C |
|-------------------------|-------------------------|-----------------------|-------------------------|
| V _{CCO} + 0.80 | 9.71 | -0.80 | 50.0 |
| V _{CCO} + 0.85 | 4.51 | -0.85 | 28.4 |
| V _{CCO} + 0.90 | 2.12 | -0.90 | 12.7 |
| V _{CCO} + 0.95 | 1.01 | -0.95 | 5.79 |

Notes:

1. A total of 200 mA per bank should not be exceeded.
2. For UI smaller than 20 µs.

Table 6: Typical Quiescent Supply Current

| Symbol | Description | Device | Speed Grade | | | | Units | |
|------------------------|--|----------|-------------|--------|------|------|-------|--|
| | | | 1.0V | | 0.9V | | | |
| | | | -3 | -2/-2L | -1 | -2L | | |
| I _{CCINTQ} | Quiescent V _{CCINT} supply current | XC7K70T | 241 | 241 | 241 | 187 | mA | |
| | | XC7K160T | 474 | 474 | 474 | 368 | mA | |
| | | XC7K325T | 810 | 810 | 810 | 629 | mA | |
| | | XC7K355T | 993 | 993 | 993 | 771 | mA | |
| | | XC7K410T | 1080 | 1080 | 1080 | 838 | mA | |
| | | XC7K420T | 1313 | 1313 | 1313 | 1019 | mA | |
| | | XC7K480T | 1313 | 1313 | 1313 | 1019 | mA | |
| I _{CCOQ} | Quiescent V _{CCO} supply current | XC7K70T | 1 | 1 | 1 | 1 | mA | |
| | | XC7K160T | 1 | 1 | 1 | 1 | mA | |
| | | XC7K325T | 1 | 1 | 1 | 1 | mA | |
| | | XC7K355T | 1 | 1 | 1 | 1 | mA | |
| | | XC7K410T | 1 | 1 | 1 | 1 | mA | |
| | | XC7K420T | 1 | 1 | 1 | 1 | mA | |
| | | XC7K480T | 1 | 1 | 1 | 1 | mA | |
| I _{CCAUXQ} | Quiescent V _{CCAUX} supply current | XC7K70T | 21 | 21 | 21 | 21 | mA | |
| | | XC7K160T | 40 | 40 | 40 | 40 | mA | |
| | | XC7K325T | 68 | 68 | 68 | 68 | mA | |
| | | XC7K355T | 75 | 75 | 75 | 75 | mA | |
| | | XC7K410T | 85 | 85 | 85 | 85 | mA | |
| | | XC7K420T | 99 | 99 | 99 | 99 | mA | |
| | | XC7K480T | 99 | 99 | 99 | 99 | mA | |
| I _{CCAUX_IOQ} | Quiescent V _{CCAUX_IO} supply current | XC7K70T | N/A | N/A | N/A | N/A | mA | |
| | | XC7K160T | 2 | 2 | 2 | 2 | mA | |
| | | XC7K325T | 2 | 2 | 2 | 2 | mA | |
| | | XC7K355T | N/A | N/A | N/A | N/A | mA | |
| | | XC7K410T | 2 | 2 | 2 | 2 | mA | |
| | | XC7K420T | N/A | N/A | N/A | N/A | mA | |
| | | XC7K480T | N/A | N/A | N/A | N/A | mA | |

AC Switching Characteristics

All values represented in this data sheet are based on the speed specifications in ISE® software 14.3 v1.07 for the -3, -2, -2L(1.0V), -1, and v1.06 for -2L(0.9V) speed grades.

Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:

Advance Product Specification

These specifications are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.

Preliminary Product Specification

These specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

Product Specification

These specifications are released once enough production silicon of a particular device family member has been characterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to production before faster speed grades.

Testing of AC Switching Characteristics

Internal timing parameters are derived from measuring internal test patterns. All AC switching characteristics are representative of worst-case supply voltage and junction temperature conditions.

For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and back-annotate to the simulation net list. Unless otherwise noted, values apply to all Kintex-7 FPGAs.

Speed Grade Designations

Since individual family members are produced at different times, the migration from one category to another depends completely on the status of the fabrication process for each device. [Table 14](#) correlates the current status of each Kintex-7 device on a per speed grade basis.

Table 14: Kintex-7 Device Speed Grade Designations

| Device | Speed Grade Designations | | |
|----------|--------------------------|-------------|---------------------------------------|
| | Advance | Preliminary | Production |
| XC7K70T | | | -3, -2, -2L(1.0V), -1, and -2L (0.9V) |
| XC7K160T | | | -3, -2, -2L(1.0V), -1, and -2L (0.9V) |
| XC7K325T | | | -3, -2, -2L(1.0V), -1, and -2L (0.9V) |
| XC7K355T | | | -3, -2, -2L(1.0V), -1, and -2L (0.9V) |
| XC7K410T | | | -3, -2, -2L(1.0V), -1, and -2L (0.9V) |
| XC7K420T | | | -3, -2, -2L(1.0V), -1, and -2L (0.9V) |
| XC7K480T | | | -3, -2, -2L(1.0V), -1, and -2L (0.9V) |

Table 20: 1.8V IOB High Performance (HP) Switching Characteristics (Cont'd)

| I/O Standard | T _{IOPI} | | | | T _{IOOP} | | | | T _{IOTP} | | | | Units | |
|-------------------------|-------------------|--------|------|------|-------------------|--------|------|------|-------------------|--------|------|------|-------|--|
| | Speed Grade | | | | Speed Grade | | | | Speed Grade | | | | | |
| | 1.0V | | 0.9V | | 1.0V | | 0.9V | | 1.0V | | 0.9V | | | |
| | -3 | -2/-2L | -1 | -2L | -3 | -2/-2L | -1 | -2L | -3 | -2/-2L | -1 | -2L | | |
| DIFF_HSTL_II_DCI_F | 0.75 | 0.79 | 0.92 | 0.76 | 0.97 | 1.08 | 1.15 | 1.30 | 1.61 | 1.84 | 1.97 | 1.91 | ns | |
| DIFF_HSTL_I_18_F | 0.75 | 0.79 | 0.92 | 0.89 | 1.04 | 1.16 | 1.24 | 1.38 | 1.68 | 1.91 | 2.06 | 1.99 | ns | |
| DIFF_HSTL_II_18_F | 0.75 | 0.79 | 0.92 | 0.89 | 0.98 | 1.09 | 1.16 | 1.40 | 1.62 | 1.85 | 1.98 | 2.01 | ns | |
| DIFF_HSTL_I_DCI_18_F | 0.75 | 0.79 | 0.92 | 0.75 | 1.04 | 1.16 | 1.24 | 1.38 | 1.67 | 1.91 | 2.06 | 1.99 | ns | |
| DIFF_HSTL_II_DCI_18_F | 0.75 | 0.79 | 0.92 | 0.75 | 0.98 | 1.09 | 1.16 | 1.33 | 1.61 | 1.85 | 1.98 | 1.94 | ns | |
| DIFF_HSTL_II_T_DCI_18_F | 0.75 | 0.79 | 0.92 | 0.76 | 1.04 | 1.16 | 1.24 | 1.38 | 1.67 | 1.91 | 2.06 | 1.99 | ns | |
| LVCMOS18_S2 | 0.47 | 0.50 | 0.60 | 0.87 | 3.95 | 4.28 | 4.85 | 3.40 | 4.59 | 5.04 | 5.67 | 4.01 | ns | |
| LVCMOS18_S4 | 0.47 | 0.50 | 0.60 | 0.87 | 2.67 | 2.98 | 3.43 | 2.69 | 3.31 | 3.73 | 4.26 | 3.30 | ns | |
| LVCMOS18_S6 | 0.47 | 0.50 | 0.60 | 0.87 | 2.14 | 2.38 | 2.72 | 2.18 | 2.77 | 3.14 | 3.54 | 2.79 | ns | |
| LVCMOS18_S8 | 0.47 | 0.50 | 0.60 | 0.87 | 1.98 | 2.21 | 2.52 | 2.02 | 2.61 | 2.97 | 3.35 | 2.63 | ns | |
| LVCMOS18_S12 | 0.47 | 0.50 | 0.60 | 0.87 | 1.70 | 1.91 | 2.17 | 1.85 | 2.34 | 2.67 | 2.99 | 2.46 | ns | |
| LVCMOS18_S16 | 0.47 | 0.50 | 0.60 | 0.87 | 1.57 | 1.75 | 1.97 | 1.76 | 2.20 | 2.51 | 2.79 | 2.37 | ns | |
| LVCMOS18_F2 | 0.47 | 0.50 | 0.60 | 0.87 | 3.50 | 3.87 | 4.48 | 2.85 | 4.14 | 4.63 | 5.30 | 3.46 | ns | |
| LVCMOS18_F4 | 0.47 | 0.50 | 0.60 | 0.87 | 2.23 | 2.50 | 2.87 | 2.26 | 2.87 | 3.25 | 3.69 | 2.87 | ns | |
| LVCMOS18_F6 | 0.47 | 0.50 | 0.60 | 0.87 | 1.80 | 2.00 | 2.26 | 1.52 | 2.43 | 2.76 | 3.08 | 2.13 | ns | |
| LVCMOS18_F8 | 0.47 | 0.50 | 0.60 | 0.87 | 1.46 | 1.72 | 2.04 | 1.51 | 2.10 | 2.47 | 2.86 | 2.12 | ns | |
| LVCMOS18_F12 | 0.47 | 0.50 | 0.60 | 0.87 | 1.26 | 1.40 | 1.53 | 1.46 | 1.89 | 2.16 | 2.35 | 2.07 | ns | |
| LVCMOS18_F16 | 0.47 | 0.50 | 0.60 | 0.87 | 1.19 | 1.33 | 1.44 | 1.46 | 1.83 | 2.08 | 2.26 | 2.07 | ns | |
| LVCMOS15_S2 | 0.59 | 0.62 | 0.73 | 0.86 | 3.55 | 3.89 | 4.45 | 3.11 | 4.19 | 4.65 | 5.27 | 3.73 | ns | |
| LVCMOS15_S4 | 0.59 | 0.62 | 0.73 | 0.86 | 2.45 | 2.70 | 3.06 | 2.46 | 3.08 | 3.45 | 3.89 | 3.07 | ns | |
| LVCMOS15_S6 | 0.59 | 0.62 | 0.73 | 0.86 | 2.24 | 2.51 | 2.88 | 2.33 | 2.88 | 3.26 | 3.71 | 2.94 | ns | |
| LVCMOS15_S8 | 0.59 | 0.62 | 0.73 | 0.86 | 1.91 | 2.16 | 2.49 | 2.05 | 2.55 | 2.91 | 3.31 | 2.66 | ns | |
| LVCMOS15_S12 | 0.59 | 0.62 | 0.73 | 0.86 | 1.77 | 1.98 | 2.23 | 1.97 | 2.41 | 2.73 | 3.05 | 2.58 | ns | |
| LVCMOS15_S16 | 0.59 | 0.62 | 0.73 | 0.86 | 1.62 | 1.81 | 2.02 | 1.85 | 2.26 | 2.56 | 2.84 | 2.46 | ns | |
| LVCMOS15_F2 | 0.59 | 0.62 | 0.73 | 0.86 | 3.38 | 3.69 | 4.18 | 2.74 | 4.02 | 4.44 | 5.00 | 3.35 | ns | |
| LVCMOS15_F4 | 0.59 | 0.62 | 0.73 | 0.86 | 2.04 | 2.21 | 2.44 | 1.72 | 2.68 | 2.97 | 3.26 | 2.33 | ns | |
| LVCMOS15_F6 | 0.59 | 0.62 | 0.73 | 0.86 | 1.47 | 1.74 | 2.09 | 1.49 | 2.10 | 2.50 | 2.91 | 2.10 | ns | |
| LVCMOS15_F8 | 0.59 | 0.62 | 0.73 | 0.86 | 1.31 | 1.46 | 1.61 | 1.47 | 1.95 | 2.22 | 2.43 | 2.08 | ns | |
| LVCMOS15_F12 | 0.59 | 0.62 | 0.73 | 0.86 | 1.21 | 1.34 | 1.45 | 1.44 | 1.84 | 2.10 | 2.27 | 2.05 | ns | |
| LVCMOS15_F16 | 0.59 | 0.62 | 0.73 | 0.86 | 1.18 | 1.31 | 1.41 | 1.41 | 1.82 | 2.07 | 2.23 | 2.02 | ns | |
| LVCMOS12_S2 | 0.64 | 0.67 | 0.78 | 0.95 | 3.38 | 3.80 | 4.48 | 3.27 | 4.02 | 4.55 | 5.30 | 3.88 | ns | |
| LVCMOS12_S4 | 0.64 | 0.67 | 0.78 | 0.95 | 2.62 | 2.94 | 3.43 | 2.76 | 3.26 | 3.70 | 4.25 | 3.37 | ns | |
| LVCMOS12_S6 | 0.64 | 0.67 | 0.78 | 0.95 | 2.05 | 2.33 | 2.72 | 2.24 | 2.69 | 3.08 | 3.54 | 2.85 | ns | |
| LVCMOS12_S8 | 0.64 | 0.67 | 0.78 | 0.95 | 1.94 | 2.18 | 2.51 | 2.16 | 2.58 | 2.94 | 3.33 | 2.77 | ns | |
| LVCMOS12_F2 | 0.64 | 0.67 | 0.78 | 0.95 | 2.84 | 3.15 | 3.62 | 2.47 | 3.48 | 3.90 | 4.44 | 3.08 | ns | |
| LVCMOS12_F4 | 0.64 | 0.67 | 0.78 | 0.95 | 1.97 | 2.18 | 2.44 | 1.69 | 2.61 | 2.93 | 3.26 | 2.30 | ns | |
| LVCMOS12_F6 | 0.64 | 0.67 | 0.78 | 0.95 | 1.33 | 1.51 | 1.70 | 1.43 | 1.96 | 2.26 | 2.52 | 2.04 | ns | |

Table 20: 1.8V IOB High Performance (HP) Switching Characteristics (Cont'd)

| I/O Standard | T _{IOPI} | | | | T _{IOOP} | | | | T _{IOTP} | | | | Units | |
|------------------------|-------------------|--------|------|------|-------------------|--------|------|------|-------------------|--------|------|------|-------|--|
| | Speed Grade | | | | Speed Grade | | | | Speed Grade | | | | | |
| | 1.0V | | 0.9V | | 1.0V | | 0.9V | | 1.0V | | 0.9V | | | |
| | -3 | -2/-2L | -1 | -2L | -3 | -2/-2L | -1 | -2L | -3 | -2/-2L | -1 | -2L | | |
| SSTL18_I_F | 0.68 | 0.72 | 0.82 | 0.86 | 0.94 | 1.06 | 1.15 | 1.32 | 1.58 | 1.82 | 1.97 | 1.93 | ns | |
| SSTL18_II_F | 0.68 | 0.72 | 0.82 | 0.87 | 0.97 | 1.09 | 1.16 | 1.36 | 1.61 | 1.84 | 1.99 | 1.98 | ns | |
| SSTL18_I_DCI_F | 0.68 | 0.72 | 0.82 | 0.76 | 0.89 | 1.02 | 1.10 | 1.30 | 1.53 | 1.77 | 1.92 | 1.91 | ns | |
| SSTL18_II_DCI_F | 0.68 | 0.72 | 0.82 | 0.78 | 0.89 | 1.02 | 1.10 | 1.24 | 1.53 | 1.77 | 1.92 | 1.85 | ns | |
| SSTL18_II_T_DCI_F | 0.68 | 0.72 | 0.82 | 0.78 | 0.89 | 1.02 | 1.10 | 1.27 | 1.53 | 1.77 | 1.92 | 1.88 | ns | |
| SSTL15_F | 0.68 | 0.72 | 0.82 | 0.81 | 0.89 | 1.01 | 1.09 | 1.24 | 1.53 | 1.77 | 1.91 | 1.85 | ns | |
| SSTL15_DCI_F | 0.68 | 0.72 | 0.82 | 0.78 | 0.89 | 1.01 | 1.09 | 1.27 | 1.53 | 1.77 | 1.91 | 1.88 | ns | |
| SSTL15_T_DCI_F | 0.68 | 0.72 | 0.82 | 0.80 | 0.89 | 1.01 | 1.09 | 1.27 | 1.53 | 1.77 | 1.91 | 1.88 | ns | |
| SSTL135_F | 0.69 | 0.72 | 0.82 | 0.89 | 0.88 | 1.00 | 1.08 | 1.27 | 1.52 | 1.76 | 1.90 | 1.88 | ns | |
| SSTL135_DCI_F | 0.69 | 0.72 | 0.82 | 0.84 | 0.89 | 1.00 | 1.08 | 1.27 | 1.52 | 1.76 | 1.90 | 1.88 | ns | |
| SSTL135_T_DCI_F | 0.69 | 0.72 | 0.82 | 0.84 | 0.89 | 1.00 | 1.08 | 1.27 | 1.52 | 1.76 | 1.90 | 1.88 | ns | |
| SSTL12_F | 0.69 | 0.72 | 0.82 | 0.95 | 0.88 | 1.00 | 1.08 | 1.26 | 1.52 | 1.76 | 1.90 | 1.87 | ns | |
| SSTL12_DCI_F | 0.69 | 0.72 | 0.82 | 0.91 | 0.91 | 1.03 | 1.11 | 1.24 | 1.54 | 1.79 | 1.93 | 1.85 | ns | |
| SSTL12_T_DCI_F | 0.69 | 0.72 | 0.82 | 0.91 | 0.91 | 1.03 | 1.11 | 1.26 | 1.54 | 1.79 | 1.93 | 1.87 | ns | |
| DIFF_SSTL18_I_F | 0.75 | 0.79 | 0.92 | 0.89 | 0.94 | 1.06 | 1.15 | 1.38 | 1.58 | 1.82 | 1.97 | 1.99 | ns | |
| DIFF_SSTL18_II_F | 0.75 | 0.79 | 0.92 | 0.89 | 0.97 | 1.09 | 1.16 | 1.40 | 1.61 | 1.84 | 1.99 | 2.01 | ns | |
| DIFF_SSTL18_I_DCI_F | 0.75 | 0.79 | 0.92 | 0.76 | 0.89 | 1.02 | 1.10 | 1.36 | 1.53 | 1.77 | 1.92 | 1.98 | ns | |
| DIFF_SSTL18_II_DCI_F | 0.75 | 0.79 | 0.92 | 0.75 | 0.89 | 1.02 | 1.10 | 1.32 | 1.53 | 1.77 | 1.92 | 1.93 | ns | |
| DIFF_SSTL18_II_T_DCI_F | 0.75 | 0.79 | 0.92 | 0.76 | 0.89 | 1.02 | 1.10 | 1.38 | 1.53 | 1.77 | 1.92 | 1.99 | ns | |
| DIFF_SSTL15_F | 0.68 | 0.72 | 0.82 | 0.89 | 0.89 | 1.01 | 1.09 | 1.24 | 1.53 | 1.77 | 1.91 | 1.85 | ns | |
| DIFF_SSTL15_DCI_F | 0.68 | 0.72 | 0.82 | 0.75 | 0.89 | 1.01 | 1.09 | 1.27 | 1.53 | 1.77 | 1.91 | 1.88 | ns | |
| DIFF_SSTL15_T_DCI_F | 0.68 | 0.72 | 0.82 | 0.76 | 0.89 | 1.01 | 1.09 | 1.35 | 1.53 | 1.77 | 1.91 | 1.96 | ns | |
| DIFF_SSTL135_F | 0.69 | 0.72 | 0.82 | 0.91 | 0.88 | 1.00 | 1.08 | 1.27 | 1.52 | 1.76 | 1.90 | 1.88 | ns | |
| DIFF_SSTL135_DCI_F | 0.69 | 0.72 | 0.82 | 0.76 | 0.89 | 1.00 | 1.08 | 1.27 | 1.52 | 1.76 | 1.90 | 1.88 | ns | |
| DIFF_SSTL135_T_DCI_F | 0.69 | 0.72 | 0.82 | 0.76 | 0.89 | 1.00 | 1.08 | 1.35 | 1.52 | 1.76 | 1.90 | 1.96 | ns | |
| DIFF_SSTL12_F | 0.69 | 0.72 | 0.82 | 0.91 | 0.88 | 1.00 | 1.08 | 1.26 | 1.52 | 1.76 | 1.90 | 1.87 | ns | |
| DIFF_SSTL12_DCI_F | 0.69 | 0.72 | 0.82 | 0.78 | 0.91 | 1.03 | 1.11 | 1.24 | 1.54 | 1.79 | 1.93 | 1.85 | ns | |
| DIFF_SSTL12_T_DCI_F | 0.69 | 0.72 | 0.82 | 0.80 | 0.91 | 1.03 | 1.11 | 1.33 | 1.54 | 1.79 | 1.93 | 1.94 | ns | |

Notes:

1. This I/O standard is only available in the 1.8V high-performance (HP) banks.

Input/Output Logic Switching Characteristics

Table 22: ILOGIC Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units |
|--|---|-------------|-----------|-----------|------------|---------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| Setup/Hold | | | | | | |
| T _{ICE1CK/T_{ICKCE1}} | CE1 pin Setup/Hold with respect to CLK | 0.42/0.00 | 0.48/0.00 | 0.67/0.00 | 0.56/-0.16 | ns |
| T _{ISRCK/T_{ICKSR}} | SR pin Setup/Hold with respect to CLK | 0.53/0.01 | 0.61/0.01 | 0.99/0.01 | 0.88/-0.30 | ns |
| T _{IDOCKE2/T_{IOCKDE2}} | D pin Setup/Hold with respect to CLK without Delay (HP I/O banks only) | 0.01/0.27 | 0.01/0.29 | 0.01/0.34 | 0.01/0.41 | ns |
| T _{IDOCKDE2/T_{IOCKDDE2}} | DDLY pin Setup/Hold with respect to CLK (using IDELAY) (HP I/O banks only) | 0.01/0.27 | 0.02/0.29 | 0.02/0.34 | 0.01/0.41 | ns |
| T _{IDOCKE3/T_{IOCKDE3}} | D pin Setup/Hold with respect to CLK without Delay (HR I/O banks only) | 0.01/0.27 | 0.01/0.29 | 0.01/0.34 | 0.01/0.41 | ns |
| T _{IDOCKDE3/T_{IOCKDDE3}} | DDLY pin Setup/Hold with respect to CLK (using IDELAY) (HR I/O banks only) | 0.01/0.27 | 0.02/0.29 | 0.02/0.34 | 0.01/0.41 | ns |
| Combinatorial | | | | | | |
| T _{IDIE2} | D pin to O pin propagation delay, no Delay (HP I/O banks only) | 0.09 | 0.10 | 0.12 | 0.14 | ns |
| T _{IDIDE2} | DDLY pin to O pin propagation delay (using IDELAY) (HP I/O banks only) | 0.10 | 0.11 | 0.13 | 0.15 | ns |
| T _{IDIE3} | D pin to O pin propagation delay, no Delay (HR I/O banks only) | 0.09 | 0.10 | 0.12 | 0.14 | ns |
| T _{IDIDE3} | DDLY pin to O pin propagation delay (using IDELAY) (HR I/O banks only) | 0.10 | 0.11 | 0.13 | 0.15 | ns |
| Sequential Delays | | | | | | |
| T _{IDLOE2} | D pin to Q1 pin using flip-flop as a latch without Delay (HP I/O banks only) | 0.36 | 0.39 | 0.45 | 0.54 | ns |
| T _{IDLODE2} | DDLY pin to Q1 pin using flip-flop as a latch (using IDELAY) (HP I/O banks only) | 0.36 | 0.39 | 0.45 | 0.55 | ns |
| T _{IDLOE3} | D pin to Q1 pin using flip-flop as a latch without Delay (HR I/O banks only) | 0.36 | 0.39 | 0.45 | 0.54 | ns |
| T _{IDLODE3} | DDLY pin to Q1 pin using flip-flop as a latch (using IDELAY) (HR I/O banks only) | 0.36 | 0.39 | 0.45 | 0.55 | ns |
| T _{ICKQ} | CLK to Q outputs | 0.47 | 0.50 | 0.58 | 0.71 | ns |
| T _{RQ_ILOGICE2} | SR pin to OQ/TQ out (HP I/O banks only) | 0.84 | 0.94 | 1.16 | 1.32 | ns |
| T _{GSRQ_ILOGICE2} | Global Set/Reset to Q outputs (HP I/O banks only) | 7.60 | 7.60 | 10.51 | 11.39 | ns |
| T _{RQ_ILOGICE3} | SR pin to OQ/TQ out (HR I/O banks only) | 0.84 | 0.94 | 1.16 | 1.32 | ns |
| T _{GSRQ_ILOGICE3} | Global Set/Reset to Q outputs (HR I/O banks only) | 7.60 | 7.60 | 10.51 | 11.39 | ns |
| Set/Reset | | | | | | |
| T _{RPW_ILOGICE2} | Minimum Pulse Width, SR inputs (HP I/O banks only) | 0.54 | 0.63 | 0.63 | 0.68 | ns, Min |
| T _{RPW_ILOGICE3} | Minimum Pulse Width, SR inputs (HR I/O banks only) | 0.54 | 0.63 | 0.63 | 0.68 | ns, Min |

Table 23: OLOGIC Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units |
|--------------------------|--|-------------|------------|------------|------------|---------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| Setup/Hold | | | | | | |
| TODCK/TOCKD | D1/D2 pins Setup/Hold with respect to CLK | 0.45/-0.13 | 0.50/-0.13 | 0.58/-0.13 | 0.79/-0.18 | ns |
| TOOCECK/TOCKOCE | OCE pin Setup/Hold with respect to CLK | 0.28/0.03 | 0.29/0.03 | 0.45/0.03 | 0.35/-0.10 | ns |
| TOSRCK/TOCKSR | SR pin Setup/Hold with respect to CLK | 0.32/0.18 | 0.38/0.18 | 0.70/0.18 | 0.62/-0.04 | ns |
| TOTCK/TOCKT | T1/T2 pins Setup/Hold with respect to CLK | 0.49/-0.16 | 0.56/-0.16 | 0.68/-0.16 | 0.67/-0.18 | ns |
| TOTCECK/TOCKTCE | TCE pin Setup/Hold with respect to CLK | 0.28/0.01 | 0.30/0.01 | 0.45/0.01 | 0.31/-0.10 | ns |
| Combinatorial | | | | | | |
| TODQ | D1 to OQ out or T1 to TQ out | 0.73 | 0.81 | 0.97 | 1.18 | ns |
| Sequential Delays | | | | | | |
| TOCKQ | CLK to OQ/TQ out | 0.41 | 0.43 | 0.49 | 0.63 | ns |
| TRQ_OLOGICE2 | SR pin to OQ/TQ out (HP I/O banks only) | 0.63 | 0.70 | 0.83 | 1.12 | ns |
| TGSRQ_OLOGICE2 | Global Set/Reset to Q outputs (HP I/O banks only) | 7.60 | 7.60 | 10.51 | 11.39 | ns |
| TRQ_OLOGICE3 | SR pin to OQ/TQ out (HR I/O banks only) | 0.63 | 0.70 | 0.83 | 1.12 | ns |
| TGSRQ_OLOGICE3 | Global Set/Reset to Q outputs (HR I/O banks only) | 7.60 | 7.60 | 10.51 | 11.39 | ns |
| Set/Reset | | | | | | |
| TRPW_OLOGICE2 | Minimum Pulse Width, SR inputs (HP I/O banks only) | 0.54 | 0.54 | 0.63 | 0.68 | ns, Min |
| TRPW_OLOGICE3 | Minimum Pulse Width, SR inputs (HR I/O banks only) | 0.54 | 0.54 | 0.63 | 0.68 | ns, Min |

Input Serializer/Deserializer Switching Characteristics

Table 24: ISERDES Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units |
|---|--|-------------|------------|------------|------------|-------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| Setup/Hold for Control Lines | | | | | | |
| T _{ISCKC_BITSIP} /T _{ISCKC_BITSIP} | BITSIP pin Setup/Hold with respect to CLKDIV | 0.01/0.12 | 0.02/0.13 | 0.02/0.15 | 0.02/0.21 | ns |
| T _{ISCKC_CE} /T _{ISCKC_CE} ⁽²⁾ | CE pin Setup/Hold with respect to CLK (for CE1) | 0.39/-0.02 | 0.44/-0.02 | 0.63/-0.02 | 0.51/-0.22 | ns |
| T _{ISCKC_CE2} /T _{ISCKC_CE2} ⁽²⁾ | CE pin Setup/Hold with respect to CLKDIV (for CE2) | -0.12/0.29 | -0.12/0.31 | -0.12/0.35 | -0.17/0.40 | ns |
| Setup/Hold for Data Lines | | | | | | |
| T _{ISDCK_D} /T _{ISCKD_D} | D pin Setup/Hold with respect to CLK | -0.02/0.11 | -0.02/0.12 | -0.02/0.15 | -0.04/0.19 | ns |
| T _{ISDCK_DDLY} /T _{ISCKD_DDLY} | DDLY pin Setup/Hold with respect to CLK (using IDELAY) ⁽¹⁾ | -0.02/0.11 | -0.02/0.12 | -0.02/0.15 | -0.03/0.19 | ns |
| T _{ISDCK_D_DDR} /T _{ISCKD_D_DDR} | D pin Setup/Hold with respect to CLK at DDR mode | -0.02/0.11 | -0.02/0.12 | -0.02/0.15 | -0.04/0.19 | ns |
| T _{ISDCK_DDLY_DDR} /T _{ISCKD_DDLY_DDR} | D pin Setup/Hold with respect to CLK at DDR mode (using IDELAY) ⁽¹⁾ | 0.11/0.11 | 0.12/0.12 | 0.15/0.15 | 0.19/0.19 | ns |
| Sequential Delays | | | | | | |
| T _{ISCKO_Q} | CLKDIV to out at Q pin | 0.46 | 0.47 | 0.58 | 0.67 | ns |
| Propagation Delays | | | | | | |
| T _{ISDO_DO} | D input to DO output pin | 0.09 | 0.10 | 0.12 | 0.14 | ns |

Notes:

1. Recorded at 0 tap value.
2. T_{ISCKC_CE2} and T_{ISCKC_CE2} are reported as T_{ISCKC_CE}/T_{ISCKC_CE} in TRACE report.

Output Serializer/Deserializer Switching Characteristics

Table 25: OSERDES Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units |
|---|---|-------------|------------|------------|------------|-------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| Setup/Hold | | | | | | |
| T _{OSDCK_D} /T _{OSCKD_D} | D input Setup/Hold with respect to CLKDIV | 0.37/0.02 | 0.40/0.02 | 0.55/0.02 | 0.44/-0.24 | ns |
| T _{OSDCK_T} /T _{OSCKD_T} ⁽¹⁾ | T input Setup/Hold with respect to CLK | 0.49/-0.15 | 0.56/-0.15 | 0.68/-0.15 | 0.67/-0.25 | ns |
| T _{OSDCK_T2} /T _{OSCKD_T2} ⁽¹⁾ | T input Setup/Hold with respect to CLKDIV | 0.27/-0.15 | 0.30/-0.15 | 0.34/-0.15 | 0.46/-0.25 | ns |
| T _{oscck_oce} /T _{osckc_oce} | OCE input Setup/Hold with respect to CLK | 0.28/0.03 | 0.29/0.03 | 0.45/0.03 | 0.35/-0.15 | ns |
| T _{oscck_s} | SR (Reset) input Setup with respect to CLKDIV | 0.41 | 0.46 | 0.75 | 0.70 | ns |
| T _{oscck_tce} /T _{osckc_tce} | TCE input Setup/Hold with respect to CLK | 0.28/0.01 | 0.30/0.01 | 0.45/0.01 | 0.31/-0.15 | ns |
| Sequential Delays | | | | | | |
| T _{oscko_oq} | Clock to out from CLK to OQ | 0.35 | 0.37 | 0.42 | 0.54 | ns |
| T _{oscko_tq} | Clock to out from CLK to TQ | 0.41 | 0.43 | 0.49 | 0.63 | ns |
| Combinatorial | | | | | | |
| T _{osdo_ttq} | T input to TQ Out | 0.73 | 0.81 | 0.97 | 1.18 | ns |

Notes:

1. T_{OSDCK_T2} and T_{OSCKD_T2} are reported as T_{OSDCK_T}/T_{OSCKD_T} in TRACE report.

Table 27: IO_FIFO Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units |
|--|------------------------|-------------|------------|------------|------------|-------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| IO_FIFO Clock to Out Delays | | | | | | |
| T _{OFFCKO_DO} | RDCLK to Q outputs | 0.51 | 0.56 | 0.63 | 0.81 | ns |
| T _{CKO_FLAGS} | Clock to IO_FIFO Flags | 0.59 | 0.62 | 0.81 | 0.77 | ns |
| Setup/Hold | | | | | | |
| T _{CCK_D/T_{CKC_D}} | D inputs to WRCLK | 0.43/-0.01 | 0.47/-0.01 | 0.53/-0.01 | 0.76/-0.05 | ns |
| T _{IFFCCK_WREN/T_{IFFCKC_WREN}} | WREN to WRCLK | 0.39/-0.01 | 0.43/-0.01 | 0.50/-0.01 | 0.70/-0.05 | ns |
| T _{OFFCCK_RDEN/T_{OFFCKC_RDEN}} | RDEN to RDCLK | 0.49/0.01 | 0.53/0.02 | 0.61/0.02 | 0.79/-0.02 | ns |
| Minimum Pulse Width | | | | | | |
| T _{PWH_IO_FIFO} | RESET, RDCLK, WRCLK | 0.81 | 0.92 | 1.08 | 1.29 | ns |
| T _{PWL_IO_FIFO} | RESET, RDCLK, WRCLK | 0.81 | 0.92 | 1.08 | 1.29 | ns |
| Maximum Frequency | | | | | | |
| F _{MAX} | RDCLK and WRCLK | 533.05 | 470.37 | 400.00 | 333.33 | MHz |

CLB Switching Characteristics

Table 28: CLB Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units |
|--|--|-------------|-----------|-----------|-----------|---------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| Combinatorial Delays | | | | | | |
| T _{ILO} | An – Dn LUT address to A | 0.05 | 0.05 | 0.06 | 0.07 | ns, Max |
| T _{ILO_2} | An – Dn LUT address to AMUX/CMUX | 0.15 | 0.16 | 0.19 | 0.22 | ns, Max |
| T _{ILO_3} | An – Dn LUT address to BMUX_A | 0.24 | 0.25 | 0.30 | 0.37 | ns, Max |
| T _{I TO} | An – Dn inputs to A – D Q outputs | 0.58 | 0.61 | 0.74 | 0.91 | ns, Max |
| T _{AXA} | AX inputs to AMUX output | 0.38 | 0.40 | 0.49 | 0.62 | ns, Max |
| T _{AXB} | AX inputs to BMUX output | 0.40 | 0.42 | 0.52 | 0.66 | ns, Max |
| T _{AXC} | AX inputs to CMUX output | 0.39 | 0.41 | 0.50 | 0.62 | ns, Max |
| T _{AXD} | AX inputs to DMUX output | 0.43 | 0.44 | 0.52 | 0.67 | ns, Max |
| T _{BXB} | BX inputs to BMUX output | 0.31 | 0.33 | 0.40 | 0.51 | ns, Max |
| T _{BXD} | BX inputs to DMUX output | 0.38 | 0.39 | 0.47 | 0.62 | ns, Max |
| T _{CXC} | CX inputs to CMUX output | 0.27 | 0.28 | 0.34 | 0.43 | ns, Max |
| T _{CXD} | CX inputs to DMUX output | 0.33 | 0.34 | 0.41 | 0.54 | ns, Max |
| T _{DXD} | DX inputs to DMUX output | 0.32 | 0.33 | 0.40 | 0.52 | ns, Max |
| Sequential Delays | | | | | | |
| T _{CKO} | Clock to AQ – DQ outputs | 0.26 | 0.27 | 0.32 | 0.40 | ns, Max |
| T _{SHCKO} | Clock to AMUX – DMUX outputs | 0.32 | 0.32 | 0.39 | 0.46 | ns, Max |
| Setup and Hold Times of CLB Flip-Flops Before/After Clock CLK | | | | | | |
| T _{AS/T_{AH}} | A _N – D _N input to CLK on A – D Flip Flops | 0.01/0.12 | 0.02/0.13 | 0.03/0.18 | 0.02/0.18 | ns, Min |
| T _{DICK/T_{CKDI}} | A _X – D _X input to CLK on A – D Flip Flops | 0.04/0.14 | 0.04/0.14 | 0.05/0.20 | 0.05/0.21 | ns, Min |
| | A _X – D _X input through MUXs and/or carry logic to CLK on A – D Flip Flops | 0.36/0.10 | 0.37/0.11 | 0.46/0.16 | 0.56/0.15 | ns, Min |
| T _{CECK_CLB/} T _{CKCE_CLB} | CE input to CLK on A – D Flip Flops | 0.19/0.05 | 0.20/0.05 | 0.25/0.05 | 0.24/0.04 | ns, Min |
| T _{SRCK/T_{CKSR}} | SR input to CLK on A – D Flip Flops | 0.30/0.05 | 0.31/0.07 | 0.37/0.09 | 0.48/0.05 | ns, Min |
| Set/Reset | | | | | | |
| T _{SRMIN} | SR input minimum pulse width | 0.52 | 0.78 | 1.04 | 0.95 | ns, Min |
| T _{RQ} | Delay from SR input to AQ – DQ flip-flops | 0.38 | 0.38 | 0.46 | 0.59 | ns, Max |
| T _{CEO} | Delay from CE input to AQ – DQ flip-flops | 0.34 | 0.35 | 0.43 | 0.54 | ns, Max |
| F _{TOG} | Toggle frequency (for export control) | 1818 | 1818 | 1818 | 1286 | MHz |

Table 31: Block RAM and FIFO Switching Characteristics (Cont'd)

| Symbol | Description | Speed Grade | | | | Units |
|--|--|-------------|------------|------------|------------|---------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| T _{RCKC_RSTRAM} /T _{RCKC_RSTRAM} | Synchronous RSTRAM input | 0.27/0.35 | 0.29/0.37 | 0.31/0.39 | 0.34/0.40 | ns, Min |
| T _{RCKC_WEA} /T _{RCKC_WEA} | Write Enable (WE) input (Block RAM only) | 0.38/0.15 | 0.41/0.16 | 0.46/0.17 | 0.54/0.19 | ns, Min |
| T _{RCKC_WREN} /T _{RCKC_WREN} | WREN FIFO inputs | 0.39/0.25 | 0.39/0.30 | 0.40/0.37 | 0.65/0.37 | ns, Min |
| T _{RCKC_RDEN} /T _{RCKC_RDEN} | RDEN FIFO inputs | 0.36/0.26 | 0.36/0.30 | 0.37/0.37 | 0.60/0.38 | ns, Min |
| Reset Delays | | | | | | |
| T _{RCO_FLAGS} | Reset RST to FIFO flags/pointers ⁽¹⁰⁾ | 0.76 | 0.83 | 0.93 | 1.06 | ns, Max |
| T _{RREC_RST} /T _{RREM_RST} | FIFO reset recovery and removal timing ⁽¹¹⁾ | 1.59/-0.68 | 1.76/-0.68 | 2.01/-0.68 | 2.07/-0.60 | ns, Max |
| Maximum Frequency | | | | | | |
| F _{MAX_BRAM_WF_NC} | Block RAM (Write first and No change modes) When not in SDP RF mode | 601.32 | 543.77 | 458.09 | 372.44 | MHz |
| F _{MAX_BRAM_RF_PERFORMANCE} | Block RAM (Read first, Performance mode) When in SDP RF mode but no address overlap between port A and port B | 601.32 | 543.77 | 458.09 | 372.44 | MHz |
| F _{MAX_BRAM_RF_DELAYED_WRITE} | Block RAM (Read first, Delayed_write mode) When in SDP RF mode and there is possibility of overlap between port A and port B addresses | 528.26 | 477.33 | 400.80 | 317.36 | MHz |
| F _{MAX_CAS_WF_NC} | Block RAM Cascade (Write first, No change mode) When cascade but not in RF mode | 551.27 | 493.83 | 408.00 | 322.48 | MHz |
| F _{MAX_CAS_RF_PERFORMANCE} | Block RAM Cascade (Read first, Performance mode) When in cascade with RF mode and no possibility of address overlap/one port is disabled | 551.27 | 493.83 | 408.00 | 322.48 | MHz |
| F _{MAX_CAS_RF_DELAYED_WRITE} | When in cascade RF mode and there is a possibility of address overlap between port A and port B | 478.27 | 427.35 | 350.88 | 267.38 | MHz |
| F _{MAX_FIFO} | FIFO in all modes without ECC | 601.32 | 543.77 | 458.09 | 372.44 | MHz |
| F _{MAX_ECC} | Block RAM and FIFO in ECC configuration | 484.26 | 430.85 | 351.12 | 254.13 | MHz |

Notes:

1. TRACE will report all of these parameters as T_{RCKO_DO}.
2. T_{RCKO_DOR} includes T_{RCKO_DOW}, T_{RCKO_DOPR}, and T_{RCKO_DOPW} as well as the B port equivalent timing parameters.
3. These parameters also apply to synchronous FIFO with DO_REG = 0.
4. T_{RCKO_DO} includes T_{RCKO_DOP} as well as the B port equivalent timing parameters.
5. These parameters also apply to multirate (asynchronous) and synchronous FIFO with DO_REG = 1.
6. T_{RCKO_FLAGS} includes the following parameters: T_{RCKO_AEMPTY}, T_{RCKO_AFULL}, T_{RCKO_EMPTY}, T_{RCKO_FULL}, T_{RCKO_RDERR}, T_{RCKO_WRERR}.
7. T_{RCKO_POINTERS} includes both T_{RCKO_RDCOUNT} and T_{RCKO_WRCOUNT}.
8. The ADDR setup and hold must be met when EN is asserted (even when WE is deasserted). Otherwise, block RAM data corruption is possible.
9. These parameters include both A and B inputs as well as the parity inputs of A and B.
10. T_{RCO_FLAGS} includes the following flags: AEMPTY, AFULL, EMPTY, FULL, RDERR, WRERR, RDCOUNT, and WRCOUNT.
11. RDEN and WREN must be held Low prior to and during reset. The FIFO reset must be asserted for at least five positive clock edges of the slowest clock (WRCLK or RDCLK).

DSP48E1 Switching Characteristics

Table 32: DSP48E1 Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units |
|--|---|----------------|----------------|----------------|----------------|-------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| Setup and Hold Times of Data/Control Pins to the Input Register Clock | | | | | | |
| T _{DSPDCK_A_AREG} /T _{DSPCKD_A_AREG} | A input to A register CLK | 0.24/ 0.12 | 0.27/ 0.14 | 0.31/ 0.16 | 0.38/ 0.12 | ns |
| T _{DSPDCK_B_BREG} /T _{DSPCKD_B_BREG} | B input to B register CLK | 0.28/ 0.13 | 0.32/ 0.14 | 0.39/ 0.15 | 0.51/ 0.16 | ns |
| T _{DSPDCK_C_CREG} /T _{DSPCKD_C_CREG} | C input to C register CLK | 0.15/ 0.15 | 0.17/ 0.17 | 0.20/ 0.20 | 0.31/ 0.21 | ns |
| T _{DSPDCK_D_DREG} /T _{DSPCKD_D_DREG} | D input to D register CLK | 0.21/ 0.19 | 0.27/ 0.22 | 0.35/ 0.26 | 0.46/ 0.20 | ns |
| T _{DSPDCK_ACIN_AREG} /T _{DSPCKD_ACIN_AREG} | ACIN input to A register CLK | 0.21/ 0.12 | 0.24/ 0.14 | 0.27/ 0.16 | 0.31/ 0.12 | ns |
| T _{DSPDCK_BCIN_BREG} /T _{DSPCKD_BCIN_BREG} | BCIN input to B register CLK | 0.22/ 0.13 | 0.25/ 0.14 | 0.30/ 0.15 | 0.34/ 0.16 | ns |
| Setup and Hold Times of Data Pins to the Pipeline Register Clock | | | | | | |
| T _{DSPDCK_{A,B}_MREG_MULT} / T _{DSPCKD_B_MREG_MULT} | {A, B} input to M register CLK using multiplier | 2.04/ -0.01 | 2.34/ -0.01 | 2.79/ -0.01 | 3.66/ -0.06 | ns |
| T _{DSPDCK_{A,B}_ADREG} /T _{DSPCKD_D_ADREG} | {A, D} input to AD register CLK | 1.09/ -0.02 | 1.25/ -0.02 | 1.49/ -0.02 | 1.94/ -0.23 | ns |
| Setup and Hold Times of Data/Control Pins to the Output Register Clock | | | | | | |
| T _{DSPDCK_{A,B}_PREG_MULT} / T _{DSPCKD_{A,B}_PREG_MULT} | {A, B} input to P register CLK using multiplier | 3.41/ -0.24 | 3.90/ -0.24 | 4.64/ -0.24 | 5.89/ -0.41 | ns |
| T _{DSPDCK_D_PREG_MULT} / T _{DSPCKD_D_PREG_MULT} | D input to P register CLK using multiplier | 3.33/ -0.62 | 3.81/ -0.62 | 4.53/ -0.62 | 5.70/ -1.42 | ns |
| T _{DSPDCK_{A,B}_PREG} / T _{DSPCKD_{A,B}_PREG} | A or B input to P register CLK not using multiplier | 1.47/ -0.24 | 1.68/ -0.24 | 2.00/ -0.24 | 2.37/ -0.41 | ns |
| T _{DSPDCK_C_PREG} /T _{DSPCKD_C_PREG} | C input to P register CLK not using multiplier | 1.30/ -0.22 | 1.49/ -0.22 | 1.78/ -0.22 | 2.11/ -0.36 | ns |
| T _{DSPDCK_PCIN_PREG} /T _{DSPCKD_PCIN_PREG} | PCIN input to P register CLK | 1.12/ -0.13 | 1.28/ -0.13 | 1.52/ -0.13 | 1.81/ -0.21 | ns |
| Setup and Hold Times of the CE Pins | | | | | | |
| T _{DSPDCK_{CEA;CEB}_{AREG;BREG}} / T _{DSPCKD_{CEA;CEB}_{AREG;BREG}} | {CEA; CEB} input to {A; B} register CLK | 0.30/ 0.05 | 0.36/ 0.06 | 0.44/ 0.09 | 0.55/ 0.09 | ns |
| T _{DSPDCK_CEC_CREG} /T _{DSPCKD_CEC_CREG} | CEC input to C register CLK | 0.24/ 0.08 | 0.29/ 0.09 | 0.36/ 0.11 | 0.43/ 0.11 | ns |
| T _{DSPDCK_CED_DREG} /T _{DSPCKD_CED_DREG} | CED input to D register CLK | 0.31/ -0.02 | 0.36/ -0.02 | 0.44/ -0.02 | 0.58/ 0.12 | ns |
| T _{DSPDCK_CEM_MREG} /T _{DSPCKD_CEM_MREG} | CEM input to M register CLK | 0.26/ 0.15 | 0.29/ 0.17 | 0.33/ 0.20 | 0.39/ 0.25 | ns |
| T _{DSPDCK_CEP_PREG} /T _{DSPCKD_CEP_PREG} | CEP input to P register CLK | 0.31/ 0.01 | 0.36/ 0.01 | 0.45/ 0.01 | 0.54/ 0.00 | ns |

Table 32: DSP48E1 Switching Characteristics (Cont'd)

| Symbol | Description | Speed Grade | | | | Units |
|---|--|-------------|--------|--------|--------|-------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| Clock to Outs from Pipeline Register Clock to Output Pins | | | | | | |
| T _{DSPCKO_P_MREG} | CLK MREG to P output | 1.42 | 1.64 | 1.96 | 2.31 | ns |
| T _{DSPCKO_CARRYCASCOU_MREG} | CLK MREG to CARRYCASCOU output | 1.63 | 1.87 | 2.24 | 2.65 | ns |
| T _{DSPCKO_P_ADREG_MULT} | CLK ADREG to P output using multiplier | 2.30 | 2.63 | 3.13 | 3.90 | ns |
| T _{DSPCKO_CARRYCASCOU_ADREG_MULT} | CLK ADREG to CARRYCASCOU output using multiplier | 2.51 | 2.87 | 3.41 | 4.23 | ns |
| Clock to Outs from Input Register Clock to Output Pins | | | | | | |
| T _{DSPCKO_P_AREG_MULT} | CLK AREG to P output using multiplier | 3.34 | 3.83 | 4.55 | 5.80 | ns |
| T _{DSPCKO_P_BREG} | CLK BREG to P output not using multiplier | 1.39 | 1.59 | 1.88 | 2.24 | ns |
| T _{DSPCKO_P_CREG} | CLK CREG to P output not using multiplier | 1.43 | 1.64 | 1.95 | 2.32 | ns |
| T _{DSPCKO_P_DREG_MULT} | CLK DREG to P output using multiplier | 3.32 | 3.80 | 4.51 | 5.74 | ns |
| Clock to Outs from Input Register Clock to Cascading Output Pins | | | | | | |
| T _{DSPCKO_{ACOUT; BCOUT}_{AREG; BREG}} | CLK (ACOUT, BCOUT) to {A,B} register output | 0.55 | 0.62 | 0.74 | 0.87 | ns |
| T _{DSPCKO_CARRYCASCOU_{AREG, BREG}_MULT} | CLK (AREG, BREG) to CARRYCASCOU output using multiplier | 3.55 | 4.06 | 4.84 | 6.13 | ns |
| T _{DSPCKO_CARRYCASCOU_BREG} | CLK BREG to CARRYCASCOU output not using multiplier | 1.60 | 1.82 | 2.16 | 2.58 | ns |
| T _{DSPCKO_CARRYCASCOU_DREG_MULT} | CLK DREG to CARRYCASCOU output using multiplier | 3.52 | 4.03 | 4.79 | 6.07 | ns |
| T _{DSPCKO_CARRYCASCOU_CREG} | CLK CREG to CARRYCASCOU output | 1.64 | 1.88 | 2.23 | 2.65 | ns |
| Maximum Frequency | | | | | | |
| F _{MAX} | With all registers used | 741.84 | 650.20 | 547.95 | 429.37 | MHz |
| F _{MAX_PATDET} | With pattern detector | 627.35 | 549.75 | 463.61 | 365.90 | MHz |
| F _{MAX_MULT_NOMREG} | Two register multiply without MREG | 412.20 | 360.75 | 303.77 | 248.32 | MHz |
| F _{MAX_MULT_NOMREG_PATDET} | Two register multiply without MREG with pattern detect | 374.25 | 327.65 | 276.01 | 225.73 | MHz |
| F _{MAX_PREADD_MULT_NOADREG} | Without ADREG | 468.82 | 408.66 | 342.70 | 263.44 | MHz |
| F _{MAX_PREADD_MULT_NOADREG_PATDET} | Without ADREG with pattern detect | 468.82 | 408.66 | 342.70 | 263.44 | MHz |
| F _{MAX_NOPIPELINEREG} | Without pipeline registers (MREG, ADREG) | 306.84 | 267.81 | 225.02 | 177.15 | MHz |
| F _{MAX_NOPIPELINEREG_PATDET} | Without pipeline registers (MREG, ADREG) with pattern detect | 285.23 | 249.13 | 209.38 | 165.32 | MHz |

Table 42: Clock-Capable Clock Input to Output Delay With MMCM

| Symbol | Description | Device | Speed Grade | | | | Units |
|---|---|----------|-------------|--------|------|------|-------|
| | | | 1.0V | | 0.9V | | |
| | | | -3 | -2/-2L | -1 | -2L | |
| SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>with MMCM</i> . | | | | | | | |
| TICKOFMMCMCC | Clock-capable clock input and OUTFF <i>with MMCM</i> | XC7K70T | 0.95 | 0.95 | 0.95 | 1.74 | ns |
| | | XC7K160T | 0.96 | 0.96 | 0.96 | 1.78 | ns |
| | | XC7K325T | 1.00 | 1.00 | 1.00 | 1.82 | ns |
| | | XC7K355T | 1.00 | 1.00 | 1.00 | 1.78 | ns |
| | | XC7K410T | 1.00 | 1.00 | 1.00 | 1.82 | ns |
| | | XC7K420T | 1.07 | 1.07 | 1.07 | 1.82 | ns |
| | | XC7K480T | 1.07 | 1.07 | 1.07 | 1.82 | ns |

Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. MMCM output jitter is already included in the timing calculation.

Table 43: Clock-Capable Clock Input to Output Delay With PLL

| Symbol | Description | Device | Speed Grade | | | | Units |
|--|--|----------|-------------|--------|------|------|-------|
| | | | 1.0V | | 0.9V | | |
| | | | -3 | -2/-2L | -1 | -2L | |
| SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>with PLL</i> . | | | | | | | |
| TICKOFPLLCC | Clock-capable clock input and OUTFF <i>with PLL</i> | XC7K70T | 0.84 | 0.84 | 0.84 | 1.45 | ns |
| | | XC7K160T | 0.89 | 0.89 | 0.89 | 1.54 | ns |
| | | XC7K325T | 0.89 | 0.89 | 0.89 | 1.54 | ns |
| | | XC7K355T | 0.89 | 0.89 | 0.89 | 1.50 | ns |
| | | XC7K410T | 0.89 | 0.89 | 0.89 | 1.54 | ns |
| | | XC7K420T | 0.96 | 0.96 | 0.96 | 1.54 | ns |
| | | XC7K480T | 0.96 | 0.96 | 0.96 | 1.54 | ns |

Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. PLL output jitter is already included in the timing calculation.

Table 44: Pin-to-Pin, Clock-to-Out using BUFI0

| Symbol | Description | Speed Grade | | | | Units |
|--|--|-------------|--------|------|------|-------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>with BUFI0</i> . | | | | | | |
| TICKOFC0 | Clock-to-Out of I/O clock for HR I/O banks | 4.93 | 5.52 | 6.20 | 6.97 | ns |
| | Clock-to-Out of I/O clock for HP I/O banks | 4.85 | 5.44 | 6.11 | 6.90 | ns |

Device Pin-to-Pin Input Parameter Guidelines

All devices are 100% functionally tested. Values are expressed in nanoseconds unless otherwise noted.

Table 45: Global Clock Input Setup and Hold Without MMCM/PLL with ZHOLD_DELAY on HR I/O Banks

| Symbol | Description | Device | Speed Grade | | | | Units | |
|---|---|----------|-------------|------------|------------|------------|-------|--|
| | | | 1.0V | | 0.9V | | | |
| | | | -3 | -2/-2L | -1 | -2L | | |
| Input Setup and Hold Time Relative to Global Clock Input Signal for SSTL15 Standard. ⁽¹⁾ | | | | | | | | |
| T_{PSFD}/T_{PHFD} | Full Delay (Legacy Delay or Default Delay) Global Clock Input and IFF ⁽²⁾ without MMCM/PLL with ZHOLD_DELAY on HR I/O Banks | XC7K70T | 2.83/-0.29 | 2.95/-0.29 | 3.15/-0.29 | 4.96/-0.33 | ns | |
| | | XC7K160T | 3.17/-0.35 | 3.29/-0.35 | 3.55/-0.35 | 5.54/-0.49 | ns | |
| | | XC7K325T | 2.83/-0.06 | 2.94/-0.06 | 3.15/-0.06 | 5.18/-0.14 | ns | |
| | | XC7K355T | 3.26/-0.32 | 3.41/-0.32 | 3.67/-0.32 | 5.84/-0.49 | ns | |
| | | XC7K410T | 3.43/-0.34 | 3.59/-0.34 | 3.88/-0.34 | 6.21/-0.54 | ns | |
| | | XC7K420T | 3.37/-0.27 | 3.48/-0.27 | 3.76/-0.27 | 6.00/-0.52 | ns | |
| | | XC7K480T | 3.37/-0.27 | 3.48/-0.27 | 3.76/-0.27 | 6.00/-0.52 | ns | |

Notes:

1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage.
2. IFF = Input Flip-Flop or Latch
3. A Zero "0" Hold Time listing indicates no hold time or a negative hold time.

Table 46: Clock-Capable Clock Input Setup and Hold With MMCM

| Symbol | Description | Device | Speed Grade | | | | Units | |
|---|---|----------|-------------|------------|------------|------------|-------|--|
| | | | 1.0V | | 0.9V | | | |
| | | | -3 | -2/-2L | -1 | -2L | | |
| Input Setup and Hold Time Relative to Global Clock Input Signal for SSTL15 Standard. ⁽¹⁾ | | | | | | | | |
| $T_{PSMMCMCC}/T_{PHMMCMCC}$ | No Delay clock-capable clock input and IFF ⁽²⁾ with MMCM | XC7K70T | 2.39/-0.22 | 2.65/-0.22 | 2.94/-0.22 | 2.21/-0.44 | ns | |
| | | XC7K160T | 2.49/-0.20 | 2.77/-0.20 | 3.07/-0.20 | 2.38/-0.47 | ns | |
| | | XC7K325T | 2.55/-0.16 | 2.85/-0.16 | 3.14/-0.16 | 2.60/-0.47 | ns | |
| | | XC7K355T | 2.43/-0.16 | 2.73/-0.16 | 3.00/-0.16 | 2.47/-0.43 | ns | |
| | | XC7K410T | 2.55/-0.16 | 2.84/-0.16 | 3.14/-0.16 | 2.58/-0.47 | ns | |
| | | XC7K420T | 2.47/-0.09 | 2.73/-0.09 | 3.02/-0.09 | 2.40/-0.41 | ns | |
| | | XC7K480T | 2.47/-0.09 | 2.73/-0.09 | 3.02/-0.09 | 2.40/-0.41 | ns | |

Notes:

1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage.
2. IFF = Input Flip-Flop or Latch
3. Use IBIS to determine any duty-cycle distortion incurred using various standards.

Table 47: Clock-Capable Clock Input Setup and Hold With PLL

| Symbol | Description | Device | Speed Grade | | | | Units |
|--|--|----------|-------------|------------|------------|------------|-------|
| | | | 1.0V | | 0.9V | | |
| | | | -3 | -2/-2L | -1 | -2L | |
| Input Setup and Hold Time Relative to Clock-Capable Clock Input Signal for SSTL15 Standard. ⁽¹⁾ | | | | | | | |
| $T_{PSPLLCC}/T_{PHPLLCC}$ | No Delay clock-capable clock input and IFF ⁽²⁾ with PLL | XC7K70T | 2.75/-0.32 | 3.04/-0.32 | 3.33/-0.32 | 2.42/-0.54 | ns |
| | | XC7K160T | 2.85/-0.31 | 3.16/-0.31 | 3.46/-0.31 | 2.59/-0.56 | ns |
| | | XC7K325T | 2.91/-0.27 | 3.24/-0.27 | 3.54/-0.27 | 2.80/-0.56 | ns |
| | | XC7K355T | 2.79/-0.27 | 3.12/-0.27 | 3.40/-0.27 | 2.67/-0.52 | ns |
| | | XC7K410T | 2.91/-0.27 | 3.24/-0.27 | 3.53/-0.27 | 2.78/-0.56 | ns |
| | | XC7K420T | 2.83/-0.20 | 3.12/-0.20 | 3.41/-0.20 | 2.61/-0.50 | ns |
| | | XC7K480T | 2.83/-0.20 | 3.12/-0.20 | 3.41/-0.20 | 2.61/-0.50 | ns |

Notes:

1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage.
2. IFF = Input Flip-Flop or Latch
3. Use IBIS to determine any duty-cycle distortion incurred using various standards.

Table 48: Data Input Setup and Hold Times Relative to a Forwarded Clock Input Pin Using BUFIN

| Symbol | Description | Speed Grade | | | | Units |
|--|--|-------------|------------|------------|------------|-------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| Input Setup and Hold Time Relative to a Forwarded Clock Input Pin Using BUFIN for SSTL15 Standard. | | | | | | |
| T_{PSCS}/T_{PHCS} | Setup/Hold of I/O clock for HR I/O banks | -0.36/1.36 | -0.36/1.50 | -0.36/1.70 | -0.44/1.87 | ns |
| | Setup/Hold of I/O clock for HP I/O banks | -0.34/1.39 | -0.34/1.53 | -0.34/1.73 | -0.44/1.87 | ns |

Table 49: Sample Window

| Symbol | Description | Speed Grade | | | | Units |
|-------------------|--|-------------|--------|------|------|-------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| T_{SAMP} | Sampling Error at Receiver Pins ⁽¹⁾ | 0.51 | 0.56 | 0.61 | 0.56 | ns |
| T_{SAMP_BUFIN} | Sampling Error at Receiver Pins using BUFIN ⁽²⁾ | 0.30 | 0.35 | 0.40 | 0.35 | ns |

Notes:

1. This parameter indicates the total sampling error of the Kintex-7 FPGAs DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the MMCM to capture the DDR input registers' edges of operation. These measurements include:
 - CLK0 MMCM jitter
 - MMCM accuracy (phase offset)
 - MMCM phase shift resolution
These measurements do not include package or clock tree skew.
2. This parameter indicates the total sampling error of the Kintex-7 FPGAs DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the BUFIN clock network and IDELAY to capture the DDR input registers' edges of operation. These measurements do not include package or clock tree skew.

Table 53: GTX Transceiver Performance (Cont'd)

| Symbol | Description | Output Divider | Speed Grade | | | | | | | | Units | |
|---------------------------|--|----------------|--------------|-------------|-------------------|--------------------|------|----|----|----|-------|--|
| | | | 1.0V | | | | 0.9V | | | | | |
| | | | -3 | -2/-2L | -1 ⁽¹⁾ | -2L ⁽²⁾ | | | | | | |
| | | | Package Type | | | | | | | | | |
| | | | FF | FB | FF | FB | FF | FB | FF | FB | | |
| F _{GQPLL RANGE2} | GTX transceiver QPLL frequency range 2 | | 9.8–12.5 | 9.8–10.3125 | N/A | N/A | | | | | GHz | |

Notes:

1. The -1 speed grade requires a 4-byte internal data width for operation above 5.0 Gb/s.
2. The -2L (0.9V) speed grade requires a 4-byte internal data width for operation above 3.8 Gb/s.
3. Data rates between 8.0 Gb/s and 9.8 Gb/s are not available.
4. For QPLL line rate range 2, the maximum line rate with the divider N set to 66 is 10.3125Gb/s.

Table 54: GTX Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units | |
|------------------------|-----------------------------|-------------|--------|--------|--------|-------|--|
| | | 1.0V | | 0.9V | | | |
| | | -3 | -2/-2L | -1 | -2L | | |
| F _{GTXDRPCLK} | GTXDRPCLK maximum frequency | 175.01 | 175.01 | 156.25 | 125.00 | MHz | |

Table 55: GTX Transceiver Reference Clock Switching Characteristics

| Symbol | Description | Conditions | All Speed Grades | | | Units |
|--------------------|---------------------------------|------------------------|------------------|-----|-----|-------|
| | | | Min | Typ | Max | |
| F _{GCLK} | Reference clock frequency range | -3 speed grade | 60 | — | 700 | MHz |
| | | All other speed grades | 60 | — | 670 | MHz |
| T _{RCLK} | Reference clock rise time | 20% – 80% | — | 200 | — | ps |
| T _{FCLK} | Reference clock fall time | 80% – 20% | — | 200 | — | ps |
| T _{DCREF} | Reference clock duty cycle | Transceiver PLL only | 40 | 50 | 60 | % |




Figure 3: Reference Clock Timing Parameters

XADC Specifications

Table 67: XADC Specifications

| Parameter | Symbol | Comments/Conditions | Min | Typ | Max | Units |
|---|------------|--|------|-----|-------------|---------------------|
| $V_{CCADC} = 1.8V \pm 5\%$, $V_{REFP} = 1.25V$, $V_{REFN} = 0V$, $ADCCLK = 26\text{ MHz}$, $T_j = -40^\circ C$ to $100^\circ C$, Typical values at $T_j=+40^\circ C$ | | | | | | |
| ADC Accuracy⁽¹⁾ | | | | | | |
| Resolution | | | 12 | – | – | Bits |
| Integral Nonlinearity ⁽²⁾ | INL | | – | – | ± 3 | LSBs |
| Differential Nonlinearity | DNL | No missing codes, guaranteed monotonic | – | – | ± 1 | LSBs |
| Offset Error | | Offset calibration enabled | – | – | ± 6 | LSBs |
| Gain Error | | Gain calibration disabled | – | – | ± 0.5 | % |
| Offset Matching | | Offset calibration enabled | – | – | 4 | LSBs |
| Gain Matching | | Gain calibration disabled | – | – | 0.3 | % |
| Sample Rate | | | 0.1 | – | 1 | MS/s |
| Signal to Noise Ratio ⁽²⁾ | SNR | $F_{SAMPLE} = 500\text{KS/s}$, $F_{IN} = 20\text{KHz}$ | 60 | – | – | dB |
| RMS Code Noise | | External 1.25V reference | – | – | 2 | LSBs |
| | | On-chip reference | – | 3 | – | LSBs |
| Total Harmonic Distortion ⁽²⁾ | THD | $F_{SAMPLE} = 500\text{KS/s}$, $F_{IN} = 20\text{KHz}$ | – | 70 | – | dB |
| ADC Accuracy at Extended Temperatures (-55°C to 125°C) | | | | | | |
| Resolution | | | 10 | – | – | Bits |
| Integral Nonlinearity ⁽²⁾ | INL | | – | – | ± 1 | LSB (at 10 bits) |
| Differential Nonlinearity | DNL | No missing codes, guaranteed monotonic | – | – | ± 1 | |
| Analog Inputs⁽³⁾ | | | | | | |
| ADC Input Ranges | | Unipolar operation | 0 | – | 1 | V |
| | | Bipolar operation | -0.5 | – | +0.5 | V |
| | | Unipolar common mode range (FS input) | 0 | – | +0.5 | V |
| | | Bipolar common mode range (FS input) | +0.5 | – | +0.6 | V |
| Maximum External Channel Input Ranges | | Adjacent channels set within these ranges should not corrupt measurements on adjacent channels | -0.1 | – | V_{CCADC} | V |
| Auxiliary Channel Full Resolution Bandwidth | FRBW | | 250 | – | – | KHz |
| On-Chip Sensors | | | | | | |
| Temperature Sensor Error | | $T_j = -40^\circ C$ to $100^\circ C$. | – | – | ± 4 | °C |
| | | $T_j = -55^\circ C$ to $+125^\circ C$ | – | – | ± 6 | °C |
| Supply Sensor Error | | Measurement range of V_{CCAUX} 1.8V $\pm 5\%$ $T_j = -40^\circ C$ to $+100^\circ C$ | – | – | ± 1 | % |
| | | Measurement range of V_{CCAUX} 1.8V $\pm 5\%$ $T_j = -55^\circ C$ to $+125^\circ C$ | – | – | ± 2 | % |
| Conversion Rate⁽⁴⁾ | | | | | | |
| Conversion Time - Continuous | t_{CONV} | Number of ADCCLK cycles | 26 | – | 32 | Cycles |
| Conversion Time - Event | t_{CONV} | Number of CLK cycles | – | – | 21 | Cycles |
| DRP Clock Frequency | DCLK | DRP clock frequency | 8 | – | 250 | MHz |
| ADC Clock Frequency | ADCCLK | Derived from DCLK | 1 | – | 26 | MHz |
| DCLK Duty Cycle | | | 40 | – | 60 | % |

Table 67: XADC Specifications (Cont'd)

| Parameter | Symbol | Comments/Conditions | Min | Typ | Max | Units |
|-------------------------------------|-------------------|--|--------|------|--------|-------|
| XADC Reference⁽⁵⁾ | | | | | | |
| External Reference | V _{REFP} | Externally supplied reference voltage | 1.20 | 1.25 | 1.30 | V |
| On-Chip Reference | | Ground V _{REFP} pin to AGND, T _j = -40°C to 100°C | 1.2375 | 1.25 | 1.2625 | V |

Notes:

- Offset and gain errors are removed by enabling the XADC automatic gain calibration feature. The values are specified for when this feature is enabled.
- Only specified for new BitGen option XADCEnhancedLinearity = ON.
- See the ADC chapter in [UG480: 7 Series FPGAs XADC User Guide](#) for a detailed description.
- See the Timing chapter in [UG480: 7 Series FPGAs XADC User Guide](#) for a detailed description.
- Any variation in the reference voltage from the nominal V_{REFP} = 1.25V and V_{REFN} = 0V will result in a deviation from the ideal transfer function. This also impacts the accuracy of the internal sensor measurements (i.e., temperature and power supply). However, for external ratiometric type applications allowing reference to vary by ±4% is permitted. On-chip reference variation is ±1%.

Configuration Switching Characteristics

Table 68: Configuration Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units |
|---|---|-------------|--------|--------|-------|-------------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| Power-up Timing Characteristics | | | | | | |
| T _{PL} ⁽¹⁾ | Program latency | 5 | 5 | 5 | 5 | ms, Max |
| T _{POR} ⁽¹⁾ | Power-on reset (50 ms ramp rate time) | 10/50 | 10/50 | 10/50 | 10/50 | ms, Min/Max |
| | Power-on reset (1 ms ramp rate time) | 10/35 | 10/35 | 10/35 | 10/35 | ms, Min/Max |
| T _{PROGRAM} | Program pulse width | 250 | 250 | 250 | 250 | ns, Min |
| CCLK Output (Master Mode) | | | | | | |
| T _{ICCK} | Master CCLK output delay | 150 | 150 | 150 | 150 | ns, Min |
| T _{MCCKL} | Master CCLK clock Low time duty cycle | 40/60 | 40/60 | 40/60 | 40/60 | %, Min/Max |
| T _{MCCKH} | Master CCLK clock High time duty cycle | 40/60 | 40/60 | 40/60 | 40/60 | %, Min/Max |
| F _{MCCCK} | Master CCLK frequency | 100.00 | 100.00 | 100.00 | 70.00 | MHz, Max |
| | Master CCLK frequency for AES encrypted x16 | 50.00 | 50.00 | 50.00 | 35.00 | MHz, Max |
| F _{MCCK_START} | Master CCLK frequency at start of configuration | 3.00 | 3.00 | 3.00 | 3.00 | MHz, Typ |
| F _{MCCKTOL} | Frequency tolerance, master mode with respect to nominal CCLK | ±50 | ±50 | ±50 | ±50 | %, Max |
| CCLK Input (Slave Modes) | | | | | | |
| T _{SCCKL} | Slave CCLK clock minimum Low time | 2.50 | 2.50 | 2.50 | 2.50 | ns, Min |
| T _{SCCKH} | Slave CCLK clock minimum High time | 2.50 | 2.50 | 2.50 | 2.50 | ns, Min |
| F _{SCCK} | Slave CCLK frequency | 100.00 | 100.00 | 100.00 | 70.00 | MHz, Max |
| EMCCLK Input (Master Mode) | | | | | | |
| T _{EMCCKL} | External master CCLK Low time | 2.50 | 2.50 | 2.50 | 2.50 | ns, Min |
| T _{EMCCKH} | External master CCLK High time | 2.50 | 2.50 | 2.50 | 2.50 | ns, Min |
| F _{EMCCK} | External master CCLK frequency | 100.00 | 100.00 | 100.00 | 70.00 | MHz, Max |
| Internal Configuration Access Port | | | | | | |
| F _{ICAPCK} | Internal configuration access port (ICAPE2) | 100.00 | 100.00 | 100.00 | 70.00 | MHz, Max |