



Welcome to E-XFL.COM

Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | 31775 |
| Number of Logic Elements/Cells | 406720 |
| Total RAM Bits | 29306880 |
| Number of I/O | 400 |
| Number of Gates | - |
| Voltage - Supply | 0.97V ~ 1.03V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 676-BBGA, FCBGA |
| Supplier Device Package | 676-FCBGA (27x27) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xc7k410t-1ffg676c |

Table 10: Differential SelectIO DC Input and Output Levels

| I/O Standard | V _{ICM} ⁽¹⁾ | | | V _{ID} ⁽²⁾ | | | V _{OCM} ⁽³⁾ | | | V _{OD} ⁽⁴⁾ | | |
|--------------|---------------------------------|--------|--------------------|--------------------------------|--------|--------|---------------------------------|-------------------------|-------------------------|--------------------------------|--------|--------|
| | V, Min | V, Typ | V, Max | V, Min | V, Typ | V, Max | V, Min | V, Typ | V, Max | V, Min | V, Typ | V, Max |
| BLVDS_25 | 0.300 | 1.200 | 1.425 | 0.100 | — | — | — | 1.250 | — | Note 5 | | |
| MINI_LVDS_25 | 0.300 | 1.200 | V _{CCAUX} | 0.200 | 0.400 | 0.600 | 1.000 | 1.200 | 1.400 | 0.300 | 0.450 | 0.600 |
| PPDS_25 | 0.200 | 0.900 | V _{CCAUX} | 0.100 | 0.250 | 0.400 | 0.500 | 0.950 | 1.400 | 0.100 | 0.250 | 0.400 |
| RSDS_25 | 0.300 | 0.900 | 1.500 | 0.100 | 0.350 | 0.600 | 1.000 | 1.200 | 1.400 | 0.100 | 0.350 | 0.600 |
| TMDS_33 | 2.700 | 2.965 | 3.230 | 0.150 | 0.675 | 1.200 | V _{CCO} –0.405 | V _{CCO} –0.300 | V _{CCO} –0.190 | 0.400 | 0.600 | 0.800 |

Notes:

1. V_{ICM} is the input common mode voltage.
2. V_{ID} is the input differential voltage (Q – \bar{Q}).
3. V_{OCM} is the output common mode voltage.
4. V_{OD} is the output differential voltage (Q – \bar{Q}).
5. V_{OD} for BLVDS will vary significantly depending on topology and loading.
6. LVDS_25 is specified in Table 12.
7. LVDS is specified in Table 13.

Table 11: Complementary Differential SelectIO DC Input and Output Levels

| I/O Standard | V _{ICM} ⁽¹⁾ | | | V _{ID} ⁽²⁾ | | | V _{OL} ⁽³⁾ | | V _{OH} ⁽⁴⁾ | | I _{OL} | | I _{OH} |
|-----------------|---------------------------------|--------|--------|--------------------------------|--------|-------------------------------|--------------------------------|---------|--------------------------------|--------|-----------------|---------|-----------------|
| | V, Min | V, Typ | V, Max | V, Min | V, Max | V, Max | V, Min | mA, Max | mA, Min | V, Min | mA, Max | mA, Min | |
| DIFF_HSTL_I | 0.300 | 0.750 | 1.125 | 0.100 | — | 0.400 | V _{CCO} –0.400 | 8.00 | —8.00 | | | | |
| DIFF_HSTL_I_18 | 0.300 | 0.900 | 1.425 | 0.100 | — | 0.400 | V _{CCO} –0.400 | 8.00 | —8.00 | | | | |
| DIFF_HSTL_II | 0.300 | 0.750 | 1.125 | 0.100 | — | 0.400 | V _{CCO} –0.400 | 16.00 | —16.00 | | | | |
| DIFF_HSTL_II_18 | 0.300 | 0.900 | 1.425 | 0.100 | — | 0.400 | V _{CCO} –0.400 | 16.00 | —16.00 | | | | |
| DIFF_HSUL_12 | 0.300 | 0.600 | 0.850 | 0.100 | — | 20% V _{CCO} | 80% V _{CCO} | 0.100 | —0.100 | | | | |
| DIFF_MOBILE_DDR | 0.300 | 0.900 | 1.425 | 0.100 | — | 10% V _{CCO} | 90% V _{CCO} | 0.100 | —0.100 | | | | |
| DIFF_SSTL12 | 0.300 | 0.600 | 0.850 | 0.100 | — | (V _{CCO} /2) – 0.150 | (V _{CCO} /2) + 0.150 | 14.25 | —14.25 | | | | |
| DIFF_SSTL135 | 0.300 | 0.675 | 1.000 | 0.100 | — | (V _{CCO} /2) – 0.150 | (V _{CCO} /2) + 0.150 | 13.0 | —13.0 | | | | |
| DIFF_SSTL135_R | 0.300 | 0.675 | 1.000 | 0.100 | — | (V _{CCO} /2) – 0.150 | (V _{CCO} /2) + 0.150 | 8.9 | —8.9 | | | | |
| DIFF_SSTL15 | 0.300 | 0.750 | 1.125 | 0.100 | — | (V _{CCO} /2) – 0.175 | (V _{CCO} /2) + 0.175 | 13.0 | —13.0 | | | | |
| DIFF_SSTL15_R | 0.300 | 0.750 | 1.125 | 0.100 | — | (V _{CCO} /2) – 0.175 | (V _{CCO} /2) + 0.175 | 8.9 | —8.9 | | | | |
| DIFF_SSTL18_I | 0.300 | 0.900 | 1.425 | 0.100 | — | (V _{CCO} /2) – 0.470 | (V _{CCO} /2) + 0.470 | 8.00 | —8.00 | | | | |
| DIFF_SSTL18_II | 0.300 | 0.900 | 1.425 | 0.100 | — | (V _{CCO} /2) – 0.600 | (V _{CCO} /2) + 0.600 | 13.4 | —13.4 | | | | |

Notes:

1. V_{ICM} is the input common mode voltage.
2. V_{ID} is the input differential voltage (Q – \bar{Q}).
3. V_{OL} is the single-ended low-output voltage.
4. V_{OH} is the single-ended high-output voltage.

Table 17: Maximum Physical Interface (PHY) Rate for Memory Interfaces (FFG Packages)⁽¹⁾⁽²⁾

| Memory Standard | I/O Bank Type | V _{CCAUX_IO} | Speed Grade | | | | Units |
|-------------------------------|---------------|-----------------------|-------------|--------|------|------|-------|
| | | | 1.0V | | | 0.9V | |
| | | | -3 | -2/-2L | -1 | -2L | |
| 4:1 Memory Controllers | | | | | | | |
| DDR3 | HP | 2.0V | 1866 | 1866 | 1600 | 1333 | Mb/s |
| | HP | 1.8V | 1600 | 1333 | 1066 | 1066 | Mb/s |
| | HR | N/A | 1066 | 1066 | 800 | 800 | Mb/s |
| DDR3L | HP | 2.0V | 1600 | 1600 | 1333 | 1066 | Mb/s |
| | HP | 1.8V | 1333 | 1066 | 800 | 800 | Mb/s |
| | HR | N/A | 800 | 800 | 667 | 667 | Mb/s |
| DDR2 | HP | 2.0V | 800 | 800 | 800 | 800 | Mb/s |
| | HP | 1.8V | 800 | 800 | 800 | 800 | Mb/s |
| | HR | N/A | 800 | 800 | 800 | 800 | Mb/s |
| RLDRAM III ⁽³⁾ | HP | 2.0V | 800 | 667 | 667 | 533 | MHz |
| | HP | 1.8V | 550 | 500 | 450 | 450 | MHz |
| | HR | N/A | | | N/A | | |
| 2:1 Memory Controllers | | | | | | | |
| DDR3 | HP | 2.0V | 1066 | 1066 | 800 | 800 | Mb/s |
| | HP | 1.8V | 1066 | 1066 | 800 | 800 | Mb/s |
| | HR | N/A | 1066 | 1066 | 800 | 800 | Mb/s |
| DDR3L | HP | 2.0V | 1066 | 1066 | 800 | 800 | Mb/s |
| | HP | 1.8V | 1066 | 1066 | 800 | 800 | Mb/s |
| | HR | N/A | 800 | 800 | 667 | 667 | Mb/s |
| DDR2 | HP | 2.0V | 800 | 800 | 800 | 800 | Mb/s |
| | HP | 1.8V | | | | | |
| | HR | N/A | | | | | |
| QDR II+ ⁽⁴⁾ | HP | 2.0V | 550 | 500 | 450 | 450 | MHz |
| | HP | 1.8V | | | | | |
| | HR | N/A | | | | | |
| RLDRAM II | HP | 2.0V | 533 | 500 | 450 | 450 | MHz |
| | HP | 1.8V | | | | | |
| | HR | N/A | | | | | |
| LPDDR2 ⁽³⁾ | HP | 2.0V | 800 | 800 | 800 | 800 | Mb/s |
| | HP | 1.8V | 800 | 800 | 800 | 800 | Mb/s |
| | HR | N/A | 800 | 667 | 667 | 667 | Mb/s |

Notes:

1. V_{REF} tracking is required. For more information, see [UG586, 7 Series FPGAs Memory Interface Solutions User Guide](#).
2. When using the internal V_{REF} the maximum data rate is 800 Mb/s (400 MHz).
3. RLDRAM III (BL = 4, BL = 8) and LPDDR2 specifications have not been validated with memory IP.
4. The maximum QDRII+ performance specifications are for burst-length 4 (BL = 4) implementations. Burst length 2 (BL = 2) implementations are limited to 333 MHz for all speed grades and I/O bank types.

Table 20: 1.8V IOB High Performance (HP) Switching Characteristics (Cont'd)

| I/O Standard | T _{IOPI} | | | | T _{IOOP} | | | | T _{IOTP} | | | | Units | |
|------------------------|-------------------|--------|------|------|-------------------|--------|------|------|-------------------|--------|------|------|-------|--|
| | Speed Grade | | | | Speed Grade | | | | Speed Grade | | | | | |
| | 1.0V | | 0.9V | | 1.0V | | 0.9V | | 1.0V | | 0.9V | | | |
| | -3 | -2/-2L | -1 | -2L | -3 | -2/-2L | -1 | -2L | -3 | -2/-2L | -1 | -2L | | |
| SSTL18_I_F | 0.68 | 0.72 | 0.82 | 0.86 | 0.94 | 1.06 | 1.15 | 1.32 | 1.58 | 1.82 | 1.97 | 1.93 | ns | |
| SSTL18_II_F | 0.68 | 0.72 | 0.82 | 0.87 | 0.97 | 1.09 | 1.16 | 1.36 | 1.61 | 1.84 | 1.99 | 1.98 | ns | |
| SSTL18_I_DCI_F | 0.68 | 0.72 | 0.82 | 0.76 | 0.89 | 1.02 | 1.10 | 1.30 | 1.53 | 1.77 | 1.92 | 1.91 | ns | |
| SSTL18_II_DCI_F | 0.68 | 0.72 | 0.82 | 0.78 | 0.89 | 1.02 | 1.10 | 1.24 | 1.53 | 1.77 | 1.92 | 1.85 | ns | |
| SSTL18_II_T_DCI_F | 0.68 | 0.72 | 0.82 | 0.78 | 0.89 | 1.02 | 1.10 | 1.27 | 1.53 | 1.77 | 1.92 | 1.88 | ns | |
| SSTL15_F | 0.68 | 0.72 | 0.82 | 0.81 | 0.89 | 1.01 | 1.09 | 1.24 | 1.53 | 1.77 | 1.91 | 1.85 | ns | |
| SSTL15_DCI_F | 0.68 | 0.72 | 0.82 | 0.78 | 0.89 | 1.01 | 1.09 | 1.27 | 1.53 | 1.77 | 1.91 | 1.88 | ns | |
| SSTL15_T_DCI_F | 0.68 | 0.72 | 0.82 | 0.80 | 0.89 | 1.01 | 1.09 | 1.27 | 1.53 | 1.77 | 1.91 | 1.88 | ns | |
| SSTL135_F | 0.69 | 0.72 | 0.82 | 0.89 | 0.88 | 1.00 | 1.08 | 1.27 | 1.52 | 1.76 | 1.90 | 1.88 | ns | |
| SSTL135_DCI_F | 0.69 | 0.72 | 0.82 | 0.84 | 0.89 | 1.00 | 1.08 | 1.27 | 1.52 | 1.76 | 1.90 | 1.88 | ns | |
| SSTL135_T_DCI_F | 0.69 | 0.72 | 0.82 | 0.84 | 0.89 | 1.00 | 1.08 | 1.27 | 1.52 | 1.76 | 1.90 | 1.88 | ns | |
| SSTL12_F | 0.69 | 0.72 | 0.82 | 0.95 | 0.88 | 1.00 | 1.08 | 1.26 | 1.52 | 1.76 | 1.90 | 1.87 | ns | |
| SSTL12_DCI_F | 0.69 | 0.72 | 0.82 | 0.91 | 0.91 | 1.03 | 1.11 | 1.24 | 1.54 | 1.79 | 1.93 | 1.85 | ns | |
| SSTL12_T_DCI_F | 0.69 | 0.72 | 0.82 | 0.91 | 0.91 | 1.03 | 1.11 | 1.26 | 1.54 | 1.79 | 1.93 | 1.87 | ns | |
| DIFF_SSTL18_I_F | 0.75 | 0.79 | 0.92 | 0.89 | 0.94 | 1.06 | 1.15 | 1.38 | 1.58 | 1.82 | 1.97 | 1.99 | ns | |
| DIFF_SSTL18_II_F | 0.75 | 0.79 | 0.92 | 0.89 | 0.97 | 1.09 | 1.16 | 1.40 | 1.61 | 1.84 | 1.99 | 2.01 | ns | |
| DIFF_SSTL18_I_DCI_F | 0.75 | 0.79 | 0.92 | 0.76 | 0.89 | 1.02 | 1.10 | 1.36 | 1.53 | 1.77 | 1.92 | 1.98 | ns | |
| DIFF_SSTL18_II_DCI_F | 0.75 | 0.79 | 0.92 | 0.75 | 0.89 | 1.02 | 1.10 | 1.32 | 1.53 | 1.77 | 1.92 | 1.93 | ns | |
| DIFF_SSTL18_II_T_DCI_F | 0.75 | 0.79 | 0.92 | 0.76 | 0.89 | 1.02 | 1.10 | 1.38 | 1.53 | 1.77 | 1.92 | 1.99 | ns | |
| DIFF_SSTL15_F | 0.68 | 0.72 | 0.82 | 0.89 | 0.89 | 1.01 | 1.09 | 1.24 | 1.53 | 1.77 | 1.91 | 1.85 | ns | |
| DIFF_SSTL15_DCI_F | 0.68 | 0.72 | 0.82 | 0.75 | 0.89 | 1.01 | 1.09 | 1.27 | 1.53 | 1.77 | 1.91 | 1.88 | ns | |
| DIFF_SSTL15_T_DCI_F | 0.68 | 0.72 | 0.82 | 0.76 | 0.89 | 1.01 | 1.09 | 1.35 | 1.53 | 1.77 | 1.91 | 1.96 | ns | |
| DIFF_SSTL135_F | 0.69 | 0.72 | 0.82 | 0.91 | 0.88 | 1.00 | 1.08 | 1.27 | 1.52 | 1.76 | 1.90 | 1.88 | ns | |
| DIFF_SSTL135_DCI_F | 0.69 | 0.72 | 0.82 | 0.76 | 0.89 | 1.00 | 1.08 | 1.27 | 1.52 | 1.76 | 1.90 | 1.88 | ns | |
| DIFF_SSTL135_T_DCI_F | 0.69 | 0.72 | 0.82 | 0.76 | 0.89 | 1.00 | 1.08 | 1.35 | 1.52 | 1.76 | 1.90 | 1.96 | ns | |
| DIFF_SSTL12_F | 0.69 | 0.72 | 0.82 | 0.91 | 0.88 | 1.00 | 1.08 | 1.26 | 1.52 | 1.76 | 1.90 | 1.87 | ns | |
| DIFF_SSTL12_DCI_F | 0.69 | 0.72 | 0.82 | 0.78 | 0.91 | 1.03 | 1.11 | 1.24 | 1.54 | 1.79 | 1.93 | 1.85 | ns | |
| DIFF_SSTL12_T_DCI_F | 0.69 | 0.72 | 0.82 | 0.80 | 0.91 | 1.03 | 1.11 | 1.33 | 1.54 | 1.79 | 1.93 | 1.94 | ns | |

Notes:

1. This I/O standard is only available in the 1.8V high-performance (HP) banks.

Table 23: OLOGIC Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units |
|--------------------------|--|-------------|------------|------------|------------|---------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| Setup/Hold | | | | | | |
| TODCK/TOCKD | D1/D2 pins Setup/Hold with respect to CLK | 0.45/-0.13 | 0.50/-0.13 | 0.58/-0.13 | 0.79/-0.18 | ns |
| TOOCECK/TOCKOCE | OCE pin Setup/Hold with respect to CLK | 0.28/0.03 | 0.29/0.03 | 0.45/0.03 | 0.35/-0.10 | ns |
| TOSRCK/TOCKSR | SR pin Setup/Hold with respect to CLK | 0.32/0.18 | 0.38/0.18 | 0.70/0.18 | 0.62/-0.04 | ns |
| TOTCK/TOCKT | T1/T2 pins Setup/Hold with respect to CLK | 0.49/-0.16 | 0.56/-0.16 | 0.68/-0.16 | 0.67/-0.18 | ns |
| TOTCECK/TOCKTCE | TCE pin Setup/Hold with respect to CLK | 0.28/0.01 | 0.30/0.01 | 0.45/0.01 | 0.31/-0.10 | ns |
| Combinatorial | | | | | | |
| TODQ | D1 to OQ out or T1 to TQ out | 0.73 | 0.81 | 0.97 | 1.18 | ns |
| Sequential Delays | | | | | | |
| TOCKQ | CLK to OQ/TQ out | 0.41 | 0.43 | 0.49 | 0.63 | ns |
| TRQ_OLOGICE2 | SR pin to OQ/TQ out (HP I/O banks only) | 0.63 | 0.70 | 0.83 | 1.12 | ns |
| TGSRQ_OLOGICE2 | Global Set/Reset to Q outputs (HP I/O banks only) | 7.60 | 7.60 | 10.51 | 11.39 | ns |
| TRQ_OLOGICE3 | SR pin to OQ/TQ out (HR I/O banks only) | 0.63 | 0.70 | 0.83 | 1.12 | ns |
| TGSRQ_OLOGICE3 | Global Set/Reset to Q outputs (HR I/O banks only) | 7.60 | 7.60 | 10.51 | 11.39 | ns |
| Set/Reset | | | | | | |
| TRPW_OLOGICE2 | Minimum Pulse Width, SR inputs (HP I/O banks only) | 0.54 | 0.54 | 0.63 | 0.68 | ns, Min |
| TRPW_OLOGICE3 | Minimum Pulse Width, SR inputs (HR I/O banks only) | 0.54 | 0.54 | 0.63 | 0.68 | ns, Min |

Input/Output Delay Switching Characteristics

Table 26: Input/Output Delay Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units | |
|---|---|--------------------------------|-----------|-----------|-----------|------------|--|
| | | 1.0V | | 0.9V | | | |
| | | -3 | -2/-2L | -1 | -2L | | |
| IDELAYCTRL | | | | | | | |
| T _{DLYCCO_RDY} | Reset to Ready for IDELAYCTRL | 3.22 | 3.22 | 3.22 | 3.22 | μs | |
| F _{IDELAYCTRL_REF} | Attribute REFCLK frequency = 200.00 ⁽¹⁾ | 200.00 | 200.00 | 200.00 | 200.00 | MHz | |
| | Attribute REFCLK frequency = 300.00 ⁽¹⁾ | 300.00 | 300.00 | N/A | N/A | MHz | |
| IDELAYCTRL_REF_PRECISION | REFCLK precision | ±10 | ±10 | ±10 | ±10 | MHz | |
| T _{IDELAYCTRL_RPW} | Minimum Reset pulse width | 52.00 | 52.00 | 52.00 | 52.00 | ns | |
| IDELAY/ODELAY | | | | | | | |
| T _{IDELAYRESOLUTION} | IDELAY/ODELAY chain delay resolution | 1/(32 x 2 x F _{REF}) | | | | ps | |
| T _{IDELAYPAT_JIT} and T _{ODELAYPAT_JIT} | Pattern dependent period jitter in delay chain for clock pattern. ⁽²⁾ | 0 | 0 | 0 | 0 | ps per tap | |
| | Pattern dependent period jitter in delay chain for random data pattern (PRBS 23) ⁽³⁾ | ±5 | ±5 | ±5 | ±5 | ps per tap | |
| | Pattern dependent period jitter in delay chain for random data pattern (PRBS 23) ⁽⁴⁾ | ±9 | ±9 | ±9 | ±9 | ps per tap | |
| T _{IDELAY_CLK_MAX} /T _{ODELAY_CLK_MAX} | Maximum frequency of CLK input to IDELAY/ODELAY | 800.00 | 800.00 | 710.00 | 710.00 | MHz | |
| T _{IDCCK_CE} / T _{IDCKC_CE} | CE pin Setup/Hold with respect to C for IDELAY | 0.11/0.10 | 0.14/0.12 | 0.18/0.14 | 0.14/0.16 | ns | |
| T _{ODCCK_CE} / T _{ODCKC_CE} | CE pin Setup/Hold with respect to C for ODELAY | 0.14/0.03 | 0.16/0.04 | 0.19/0.05 | 0.28/0.06 | ns | |
| T _{IDCCK_INC} / T _{IDCKC_INC} | INC pin Setup/Hold with respect to C for IDELAY | 0.10/0.14 | 0.12/0.16 | 0.14/0.20 | 0.10/0.23 | ns | |
| T _{ODCCK_INC} / T _{ODCKC_INC} | INC pin Setup/Hold with respect to C for ODELAY | 0.10/0.07 | 0.12/0.08 | 0.13/0.09 | 0.19/0.16 | ns | |
| T _{IDCCK_RST} / T _{IDCKC_RST} | RST pin Setup/Hold with respect to C for IDELAY | 0.13/0.08 | 0.14/0.10 | 0.16/0.12 | 0.22/0.19 | ns | |
| T _{ODCCK_RST} / T _{ODCKC_RST} | RST pin Setup/Hold with respect to C for ODELAY | 0.16/0.04 | 0.19/0.06 | 0.24/0.08 | 0.32/0.11 | ns | |
| T _{IDDO_IDATAIN} | Propagation delay through IDELAY | Note 5 | Note 5 | Note 5 | Note 5 | ps | |
| T _{ODDO_ODATAIN} | Propagation delay through ODELAY | Note 5 | Note 5 | Note 5 | Note 5 | ps | |

Notes:

1. Average Tap Delay at 200 MHz = 78 ps, at 300 MHz = 52 ps.
2. When HIGH_PERFORMANCE mode is set to TRUE or FALSE.
3. When HIGH_PERFORMANCE mode is set to TRUE.
4. When HIGH_PERFORMANCE mode is set to FALSE.
5. Delay depends on IDELAY/ODELAY tap setting. See TRACE report for actual values.

CLB Distributed RAM Switching Characteristics (SLICEM Only)**Table 29: CLB Distributed RAM Switching Characteristics**

| Symbol | Description | Speed Grade | | | | Units |
|--|--|-------------|-----------|-----------|-----------|---------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| Sequential Delays | | | | | | |
| T _{SHCKO} | Clock to A – B outputs | 0.68 | 0.70 | 0.85 | 1.08 | ns, Max |
| T _{SHCKO_1} | Clock to AMUX – BMUX outputs | 0.91 | 0.95 | 1.15 | 1.44 | ns, Max |
| Setup and Hold Times Before/After Clock CLK | | | | | | |
| T _{DS_LRAM} /T _{DH_LRAM} | A – D inputs to CLK | 0.45/0.23 | 0.45/0.24 | 0.54/0.27 | 0.69/0.33 | ns, Min |
| T _{AS_LRAM} /T _{AH_LRAM} | Address An inputs to clock | 0.13/0.50 | 0.14/0.50 | 0.17/0.58 | 0.21/0.63 | ns, Min |
| | Address An inputs through MUXs and/or carry logic to clock | 0.40/0.16 | 0.42/0.17 | 0.52/0.23 | 0.63/0.23 | ns, Min |
| T _{WS_LRAM} /T _{WH_LRAM} | WE input to clock | 0.29/0.09 | 0.30/0.09 | 0.36/0.09 | 0.46/0.10 | ns, Min |
| T _{CECK_LRAM} / T _{CKCE_LRAM} | CE input to CLK | 0.29/0.09 | 0.30/0.09 | 0.37/0.09 | 0.47/0.10 | ns, Min |
| Clock CLK | | | | | | |
| T _{MPW} | Minimum pulse width | 0.68 | 0.77 | 0.91 | 1.11 | ns, Min |
| T _{MCP} | Minimum clock period | 1.35 | 1.54 | 1.82 | 2.22 | ns, Min |

Notes:

1. A Zero "0" Hold Time listing indicates no hold time or a negative hold time.
2. T_{SHCKO} also represents the CLK to XMUX output. Refer to TRACE report for the CLK to XMUX path.

CLB Shift Register Switching Characteristics (SLICEM Only)**Table 30: CLB Shift Register Switching Characteristics**

| Symbol | Description | Speed Grade | | | | Units |
|--|-------------------------------------|-------------|-----------|-----------|-----------|---------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| Sequential Delays | | | | | | |
| T _{REG} | Clock to A – D outputs | 0.96 | 0.98 | 1.20 | 1.35 | ns, Max |
| T _{REG_MUX} | Clock to AMUX – DMUX output | 1.19 | 1.23 | 1.50 | 1.72 | ns, Max |
| T _{REG_M31} | Clock to DMUX output via M31 output | 0.89 | 0.91 | 1.10 | 1.25 | ns, Max |
| Setup and Hold Times Before/After Clock CLK | | | | | | |
| T _{WS_SHFREG} / T _{WH_SHFREG} | WE input | 0.26/0.09 | 0.27/0.09 | 0.33/0.09 | 0.41/0.10 | ns, Min |
| T _{CECK_SHFREG} / T _{CKCE_SHFREG} | CE input to CLK | 0.27/0.09 | 0.28/0.09 | 0.33/0.09 | 0.42/0.10 | ns, Min |
| T _{DS_SHFREG} / T _{DH_SHFREG} | A – D inputs to CLK | 0.28/0.26 | 0.28/0.26 | 0.33/0.30 | 0.41/0.36 | ns, Min |
| Clock CLK | | | | | | |
| T _{MPW_SHFREG} | Minimum pulse width | 0.55 | 0.65 | 0.78 | 0.91 | ns, Min |

Notes:

1. A Zero "0" Hold Time listing indicates no hold time or a negative hold time.

Table 36: Horizontal Clock Buffer Switching Characteristics (BUFH)

| Symbol | Description | Speed Grade | | | | Units |
|--|--------------------------------|-------------|-----------|-----------|-----------|-------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| T _{BHCKO_O} | BUFH delay from I to O | 0.10 | 0.11 | 0.13 | 0.12 | ns |
| T _{BHCKC_CE} /T _{BHCKC_CE} | CE pin Setup and Hold | 0.20/0.16 | 0.23/0.20 | 0.38/0.21 | 0.28/0.09 | ns |
| Maximum Frequency | | | | | | |
| F _{MAX_BUHF} | Horizontal clock buffer (BUFH) | 741.00 | 710.00 | 625.00 | 560.00 | MHz |

Table 37: Duty Cycle Distortion and Clock-Tree Skew

| Symbol | Description | Device | Speed Grade | | | | Units |
|------------------------|--|----------|-------------|--------|------|------|-------|
| | | | 1.0V | | 0.9V | | |
| | | | -3 | -2/-2L | -1 | -2L | |
| T _{DCD_CLK} | Global Clock Tree Duty Cycle Distortion ⁽¹⁾ | All | 0.20 | 0.20 | 0.20 | 0.25 | ns |
| T _{CKSKEW} | Global Clock Tree Skew ⁽²⁾ | XC7K70T | 0.29 | 0.40 | 0.40 | 0.47 | ns |
| | | XC7K160T | 0.42 | 0.53 | 0.57 | 0.59 | ns |
| | | XC7K325T | 0.59 | 0.74 | 0.79 | 0.91 | ns |
| | | XC7K355T | 0.45 | 0.57 | 0.59 | 0.69 | ns |
| | | XC7K410T | 0.60 | 0.74 | 0.79 | 0.91 | ns |
| | | XC7K420T | 0.60 | 0.74 | 0.79 | 0.91 | ns |
| | | XC7K480T | 0.60 | 0.74 | 0.79 | 0.91 | ns |
| T _{DCD_BUFIO} | I/O clock tree duty cycle distortion | All | 0.12 | 0.12 | 0.12 | 0.12 | ns |
| T _{BUFIOSKEW} | I/O clock tree skew across one clock region | All | 0.02 | 0.02 | 0.02 | 0.03 | ns |
| T _{DCD_BUFR} | Regional clock tree duty cycle distortion | All | 0.15 | 0.15 | 0.15 | 0.15 | ns |

Notes:

1. These parameters represent the worst-case duty cycle distortion observable at the I/O flip flops. For all I/O standards, IBIS can be used to calculate any additional duty cycle distortion that might be caused by asymmetrical rise/fall times.
2. The T_{CKSKEW} value represents the worst-case clock-tree skew observable between sequential I/O elements. Significantly less clock-tree skew exists for I/O registers that are close to each other and fed by the same or adjacent clock-tree branches. Use the Xilinx Timing Analyzer tools to evaluate clock skew specific to your application.

Device Pin-to-Pin Output Parameter Guidelines

All devices are 100% functionally tested. Values are expressed in nanoseconds unless otherwise noted.

Table 40: Clock-Capable Clock Input to Output Delay Without MMCM/PLL (Near Clock Region)

| Symbol | Description | Device | Speed Grade | | | Units | |
|---|--|----------|-------------|--------|------|-------|----|
| | | | 1.0V | | 0.9V | | |
| | | | -3 | -2/-2L | -1 | | |
| SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>without</i> MMCM/PLL. | | | | | | | |
| T _{ICKOF} | Clock-capable clock input and OUTFF <i>without</i> MMCM/PLL (near clock region) | XC7K70T | 4.98 | 5.49 | 6.17 | 7.04 | ns |
| | | XC7K160T | 5.23 | 5.77 | 6.48 | 7.38 | ns |
| | | XC7K325T | 5.72 | 6.31 | 7.09 | 8.07 | ns |
| | | XC7K355T | 5.34 | 5.87 | 6.57 | 7.51 | ns |
| | | XC7K410T | 5.84 | 6.44 | 7.22 | 8.21 | ns |
| | | XC7K420T | 5.50 | 6.04 | 6.77 | 7.73 | ns |
| | | XC7K480T | 5.50 | 6.04 | 6.77 | 7.73 | ns |

Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

Table 41: Clock-Capable Clock Input to Output Delay Without MMCM/PLL (Far Clock Region)

| Symbol | Description | Device | Speed Grade | | | Units | |
|---|---|----------|-------------|--------|------|-------|----|
| | | | 1.0V | | 0.9V | | |
| | | | -3 | -2/-2L | -1 | | |
| SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>without</i> MMCM/PLL. | | | | | | | |
| T _{ICKOFFAR} | Clock-capable clock input and OUTFF <i>without</i> MMCM/PLL (far clock region) | XC7K70T | 5.29 | 5.83 | 6.55 | 7.47 | ns |
| | | XC7K160T | 5.84 | 6.45 | 7.24 | 8.24 | ns |
| | | XC7K325T | 6.33 | 6.99 | 7.84 | 8.92 | ns |
| | | XC7K355T | 5.95 | 6.55 | 7.32 | 8.36 | ns |
| | | XC7K410T | 6.45 | 7.12 | 7.97 | 9.07 | ns |
| | | XC7K420T | 6.41 | 7.06 | 7.90 | 9.01 | ns |
| | | XC7K480T | 6.41 | 7.06 | 7.90 | 9.01 | ns |

Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

Device Pin-to-Pin Input Parameter Guidelines

All devices are 100% functionally tested. Values are expressed in nanoseconds unless otherwise noted.

Table 45: Global Clock Input Setup and Hold Without MMCM/PLL with ZHOLD_DELAY on HR I/O Banks

| Symbol | Description | Device | Speed Grade | | | | Units | |
|---|---|----------|-------------|------------|------------|------------|-------|--|
| | | | 1.0V | | 0.9V | | | |
| | | | -3 | -2/-2L | -1 | -2L | | |
| Input Setup and Hold Time Relative to Global Clock Input Signal for SSTL15 Standard. ⁽¹⁾ | | | | | | | | |
| T_{PSFD}/T_{PHFD} | Full Delay (Legacy Delay or Default Delay) Global Clock Input and IFF ⁽²⁾ without MMCM/PLL with ZHOLD_DELAY on HR I/O Banks | XC7K70T | 2.83/-0.29 | 2.95/-0.29 | 3.15/-0.29 | 4.96/-0.33 | ns | |
| | | XC7K160T | 3.17/-0.35 | 3.29/-0.35 | 3.55/-0.35 | 5.54/-0.49 | ns | |
| | | XC7K325T | 2.83/-0.06 | 2.94/-0.06 | 3.15/-0.06 | 5.18/-0.14 | ns | |
| | | XC7K355T | 3.26/-0.32 | 3.41/-0.32 | 3.67/-0.32 | 5.84/-0.49 | ns | |
| | | XC7K410T | 3.43/-0.34 | 3.59/-0.34 | 3.88/-0.34 | 6.21/-0.54 | ns | |
| | | XC7K420T | 3.37/-0.27 | 3.48/-0.27 | 3.76/-0.27 | 6.00/-0.52 | ns | |
| | | XC7K480T | 3.37/-0.27 | 3.48/-0.27 | 3.76/-0.27 | 6.00/-0.52 | ns | |

Notes:

1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage.
2. IFF = Input Flip-Flop or Latch
3. A Zero "0" Hold Time listing indicates no hold time or a negative hold time.

Table 46: Clock-Capable Clock Input Setup and Hold With MMCM

| Symbol | Description | Device | Speed Grade | | | | Units | |
|---|---|----------|-------------|------------|------------|------------|-------|--|
| | | | 1.0V | | 0.9V | | | |
| | | | -3 | -2/-2L | -1 | -2L | | |
| Input Setup and Hold Time Relative to Global Clock Input Signal for SSTL15 Standard. ⁽¹⁾ | | | | | | | | |
| $T_{PSMMCMCC}/T_{PHMMCMCC}$ | No Delay clock-capable clock input and IFF ⁽²⁾ with MMCM | XC7K70T | 2.39/-0.22 | 2.65/-0.22 | 2.94/-0.22 | 2.21/-0.44 | ns | |
| | | XC7K160T | 2.49/-0.20 | 2.77/-0.20 | 3.07/-0.20 | 2.38/-0.47 | ns | |
| | | XC7K325T | 2.55/-0.16 | 2.85/-0.16 | 3.14/-0.16 | 2.60/-0.47 | ns | |
| | | XC7K355T | 2.43/-0.16 | 2.73/-0.16 | 3.00/-0.16 | 2.47/-0.43 | ns | |
| | | XC7K410T | 2.55/-0.16 | 2.84/-0.16 | 3.14/-0.16 | 2.58/-0.47 | ns | |
| | | XC7K420T | 2.47/-0.09 | 2.73/-0.09 | 3.02/-0.09 | 2.40/-0.41 | ns | |
| | | XC7K480T | 2.47/-0.09 | 2.73/-0.09 | 3.02/-0.09 | 2.40/-0.41 | ns | |

Notes:

1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage.
2. IFF = Input Flip-Flop or Latch
3. Use IBIS to determine any duty-cycle distortion incurred using various standards.

Additional Package Parameter Guidelines

The parameters in this section provide the necessary values for calculating timing budgets for Kintex-7 FPGA clock transmitter and receiver data-valid windows.

Table 50: Package Skew

| Symbol | Description | Device | Package | Value | Units |
|---------------|-----------------------------|----------|---------|-------|-------|
| $T_{PKGSKEW}$ | Package Skew ⁽¹⁾ | XC7K70T | FBG484 | 108 | ps |
| | | | FBG676 | 135 | ps |
| | | XC7K160T | FBG484 | 118 | ps |
| | | | FBG676 | 136 | ps |
| | | | FFG676 | 161 | ps |
| | | XC7K325T | FBG676 | 146 | ps |
| | | | FFG676 | 154 | ps |
| | | | FBG900 | 163 | ps |
| | | | FFG900 | 161 | ps |
| | | XC7K355T | FFG901 | 149 | ps |
| | | XC7K410T | FBG676 | 165 | ps |
| | | | FFG676 | 168 | ps |
| | | | FBG900 | 151 | ps |
| | | | FFG900 | 146 | ps |
| | | XC7K420T | FFG901 | 149 | ps |
| | | | FFG1156 | 145 | ps |
| | | XC7K480T | FFG901 | 149 | ps |
| | | | FFG1156 | 145 | ps |

Notes:

1. These values represent the worst-case skew between any two SelectIO resources in the package: shortest delay to longest delay from die pad to ball.
2. Package delay information is available for these device/package combinations. This information can be used to deskew the package.

GTX Transceiver Specifications

GTX Transceiver DC Input and Output Levels

Table 51 summarizes the DC output specifications of the GTX transceivers in Kintex-7 FPGAs. Consult [UG476: 7 Series FPGAs GTX/GTH Transceiver User Guide](#) for further details.

Table 51: GTX Transceiver DC Specifications

| Symbol | DC Parameter | Conditions | Min | Typ | Max | Units |
|----------------------|---|--|------------------------------|-------------------|---------------|-------|
| DV _{PPOUT} | Differential peak-to-peak output voltage ⁽¹⁾ | Transmitter output swing is set to maximum setting | – | – | 1000 | mV |
| V _{CMOUTDC} | DC common mode output voltage. | Equation based | $V_{MGTAVTT} - DV_{PPOUT}/4$ | | mV | |
| R _{OUT} | Differential output resistance | | – | 100 | – | Ω |
| T _{OSKEW} | Transmitter output pair (TXP and TXN) intra-pair skew | | – | 2 | 12 | ps |
| DV _{PPIN} | Differential peak-to-peak input voltage (external AC coupled) | >10.3125 Gb/s | 150 | – | 1250 | mV |
| | | 6.6 Gb/s to 10.3125 Gb/s | 150 | – | 1250 | mV |
| | | ≤ 6.6 Gb/s | 150 | – | 2000 | mV |
| V _{IN} | Absolute input voltage | DC coupled $V_{MGTAVTT} = 1.2V$ | -200 | – | $V_{MGTAVTT}$ | mV |
| V _{CMIN} | Common mode input voltage | DC coupled $V_{MGTAVTT} = 1.2V$ | – | 2/3 $V_{MGTAVTT}$ | – | mV |
| R _{IN} | Differential input resistance | | – | 100 | – | Ω |
| C _{EXT} | Recommended external AC coupling capacitor ⁽²⁾ | | – | 100 | – | nF |

Notes:

- The output swing and preemphasis levels are programmable using the attributes discussed in [UG476: 7 Series FPGAs GTX/GTH Transceiver User Guide](#) and can result in values lower than reported in this table.
- Other values can be used as appropriate to conform to specific protocols and standards.




Figure 1: Single-Ended Peak-to-Peak Voltage




Figure 2: Differential Peak-to-Peak Voltage

Table 52 summarizes the DC specifications of the clock input of the GTX transceiver. Consult [UG476: 7 Series FPGAs GTX/GTH Transceiver User Guide](#) for further details.

Table 52: GTX Transceiver Clock DC Input Level Specification

| Symbol | DC Parameter | Min | Typ | Max | Units |
|--------------------|---|-----|-----|------|-------|
| V _{IDIFF} | Differential peak-to-peak input voltage | 250 | — | 2000 | mV |
| R _{IN} | Differential input resistance | — | 100 | — | Ω |
| C _{EXT} | Required external AC coupling capacitor | — | 100 | — | nF |

GTX Transceiver Switching Characteristics

Consult [UG476: 7 Series FPGAs GTX/GTH Transceiver User Guide](#) for further information.

Table 53: GTX Transceiver Performance

| Symbol | Description | Output Divider | Speed Grade | | | | | | | | Units | |
|------------------------------------|--|----------------|----------------|----------|-------------------|----------|-------------------|----------|--------------------|-------|-------|--|
| | | | 1.0V | | | | 0.9V | | | | | |
| | | | -3 | | -2/-2L | | -1 ⁽¹⁾ | | -2L ⁽²⁾ | | | |
| | | | Package Type | | | | | | | | | |
| | | | FF | FB | FF | FB | FF | FB | FF | FB | | |
| F _{GTXMAX} ⁽³⁾ | Maximum GTX transceiver data rate | | 12.5 | 6.6 | 10.3125 | 6.6 | 8.0 | 6.6 | 6.6 | 6.6 | Gb/s | |
| F _{GTXMIN} ⁽³⁾ | Minimum GTX transceiver data rate | | 0.500 | 0.500 | 0.500 | 0.500 | 0.500 | 0.500 | 0.500 | 0.500 | Gb/s | |
| F _{GTXCRANGE} | CPLL line rate range | 1 | 3.2–6.6 | | | | | | | | Gb/s | |
| | | 2 | 1.6–3.3 | | | | | | | | Gb/s | |
| | | 4 | 0.8–1.65 | | | | | | | | Gb/s | |
| | | 8 | 0.5–0.825 | | | | | | | | Gb/s | |
| | | 16 | N/A | | | | | | | | Gb/s | |
| F _{GTXQRANGE1} | QPLL line rate range 1 | 1 | 5.93–8.0 | 5.93–6.6 | 5.93–8.0 | 5.93–6.6 | 5.93–8.0 | 5.93–6.6 | 5.93–6.6 | | Gb/s | |
| | | 2 | 2.965–4.0 | | 2.965–4.0 | | 2.965–4.0 | | 2.965–3.3 | | Gb/s | |
| | | 4 | 1.4825–2.0 | | 1.4825–2.0 | | 1.4825–2.0 | | 1.4825–1.65 | | Gb/s | |
| | | 8 | 0.74125–1.0 | | 0.74125–1.0 | | 0.74125–1.0 | | 0.74125–0.825 | | Gb/s | |
| | | 16 | N/A | | N/A | | N/A | | N/A | | Gb/s | |
| F _{GTXQRANGE2} | QPLL line rate range 2 ⁽⁴⁾ | 1 | 9.8–12.5 | N/A | 9.8–10.3125 | N/A | N/A | | N/A | | Gb/s | |
| | | 2 | 4.9–6.25 | | 4.9–5.15625 | | N/A | | N/A | | Gb/s | |
| | | 4 | 2.45–3.125 | | 2.45–2.578125 | | N/A | | N/A | | Gb/s | |
| | | 8 | 1.225–1.5625 | | 1.225–1.2890625 | | N/A | | N/A | | Gb/s | |
| | | 16 | 0.6125–0.78125 | | 0.6125–0.64453125 | | N/A | | N/A | | Gb/s | |
| F _{GCPLLRANGE} | GTX transceiver CPLL frequency range | | 1.6–3.3 | | 1.6–3.3 | | 1.6–3.3 | | 1.6–3.3 | | GHz | |
| F _{GQPLLRANGE1} | GTX transceiver QPLL frequency range 1 | | 5.93–8.0 | | 5.93–8.0 | | 5.93–8.0 | | 5.93–6.6 | | GHz | |

Table 56: GTX Transceiver PLL /Lock Time Adaptation

| Symbol | Description | Conditions | All Speed Grades | | | Units |
|--------------------|---|---|------------------|--------|----------------------|-------|
| | | | Min | Typ | Max | |
| T _{LOCK} | Initial PLL lock | | — | — | 1 | ms |
| T _{DLOCK} | Clock recovery phase acquisition and adaptation time for decision feedback equalizer (DFE). | After the PLL is locked to the reference clock, this is the time it takes to lock the clock data recovery (CDR) to the data present at the input. | — | 50,000 | 37 x10 ⁶ | UI |
| | Clock recovery phase acquisition and adaptation time for low-power mode (LPM) when the DFE is disabled. | | — | 50,000 | 2.3 x10 ⁶ | UI |

Table 57: GTX Transceiver User Clock Switching Characteristics⁽¹⁾⁽²⁾

| Symbol | Description | Conditions | Speed Grade | | | | Units | |
|--------------------|-----------------------------|------------------|-------------------|-----------------------|-------------------|--------------------|-------|--|
| | | | 1.0V | | 0.9V | | | |
| | | | -3 ⁽³⁾ | -2/-2L ⁽³⁾ | -1 ⁽⁴⁾ | -2L ⁽⁵⁾ | | |
| F _{TXOUT} | TXOUTCLK maximum frequency | | 412.54 | 412.54 | 312.50 | 237.53 | MHz | |
| F _{RXOUT} | RXOUTCLK maximum frequency | | 412.54 | 412.54 | 312.50 | 237.53 | MHz | |
| F _{TXIN} | TXUSRCLK maximum frequency | 16-bit data path | 412.54 | 412.54 | 312.50 | 237.53 | MHz | |
| | | 32-bit data path | 391.08 | 322.37 | 250.00 | 206.27 | MHz | |
| F _{RXIN} | RXUSRCLK maximum frequency | 16-bit data path | 412.54 | 412.54 | 312.50 | 237.53 | MHz | |
| | | 32-bit data path | 391.08 | 322.37 | 250.00 | 206.27 | MHz | |
| F _{TXIN2} | TXUSRCLK2 maximum frequency | 16-bit data path | 412.54 | 412.54 | 312.50 | 237.53 | MHz | |
| | | 32-bit data path | 391.08 | 322.37 | 250.00 | 206.27 | MHz | |
| | | 64-bit data path | 195.54 | 161.19 | 125.00 | 103.14 | MHz | |
| F _{RXIN2} | RXUSRCLK2 maximum frequency | 16-bit data path | 412.54 | 412.54 | 312.50 | 237.53 | MHz | |
| | | 32-bit data path | 391.08 | 322.37 | 250.00 | 206.27 | MHz | |
| | | 64-bit data path | 195.54 | 161.19 | 125.00 | 103.14 | MHz | |

Notes:

1. Clocking must be implemented as described in [UG476: 7 Series FPGAs GTX/GTH Transceiver User Guide](#).
2. These frequencies are not supported for all possible transceiver configurations.
3. For speed grades -3, -2, -2L (1.0V), a 16-bit data path can only be used for speeds less than 6.6 Gb/s.
4. For speed grade -1, a 16-bit data path can only be used for speeds less than 5.0 Gb/s.
5. For speed grade -2L (0.9V), a 16-bit data path can only be used for speeds less than 3.8 Gb/s.

Table 58: GTX Transceiver Transmitter Switching Characteristics

| Symbol | Description | Condition | Min | Typ | Max | Units |
|-------------------------------|--|------------|-------|-----|---------------------|-------|
| F _{GTXTX} | Serial data rate range | | 0.500 | — | F _{GTXMAX} | Gb/s |
| T _{RTX} | TX Rise time | 20%–80% | — | 40 | — | ps |
| T _{FTX} | TX Fall time | 80%–20% | — | 40 | — | ps |
| T _{LLSKEW} | TX lane-to-lane skew ⁽¹⁾ | | — | — | 500 | ps |
| V _{TXOOBVDP} | Electrical idle amplitude | | — | — | 15 | mV |
| T _{TXOOBTTRANSITION} | Electrical idle transition time | | — | — | 140 | ns |
| TJ _{12.5} | Total Jitter ⁽²⁾⁽⁴⁾ | 12.5 Gb/s | — | — | 0.28 | UI |
| DJ _{12.5} | Deterministic Jitter ⁽²⁾⁽⁴⁾ | | — | — | 0.17 | UI |
| TJ _{11.18} | Total Jitter ⁽²⁾⁽⁴⁾ | 11.18 Gb/s | — | — | 0.28 | UI |
| DJ _{11.18} | Deterministic Jitter ⁽²⁾⁽⁴⁾ | | — | — | 0.17 | UI |

Table 65: CPRI Protocol Characteristics

| Description | Line Rate (Mb/s) | Min | Max | Units |
|---|------------------|--------|--------|-------|
| CPRI Transmitter Jitter Generation | | | | |
| Total transmitter jitter | 614.4 | – | 0.35 | UI |
| | 1228.8 | – | 0.35 | UI |
| | 2457.6 | – | 0.35 | UI |
| | 3072.0 | – | 0.35 | UI |
| | 4915.2 | – | 0.3 | UI |
| | 6144.0 | – | 0.3 | UI |
| | 9830.4 | – | Note 1 | UI |
| CPRI Receiver Frequency Jitter Tolerance | | | | |
| Total receiver jitter tolerance | 614.4 | 0.65 | – | UI |
| | 1228.8 | 0.65 | – | UI |
| | 2457.6 | 0.65 | – | UI |
| | 3072.0 | 0.65 | – | UI |
| | 4915.2 | 0.95 | – | UI |
| | 6144.0 | 0.95 | – | UI |
| | 9830.4 | Note 1 | – | UI |

Notes:

- Tested per SFP+ specification, see [Table 64](#).

Integrated Interface Block for PCI Express Designs Switching Characteristics

More information and documentation on solutions for PCI Express designs can be found at:

<http://www.xilinx.com/technology/protocols/pciexpress.htm>

Table 66: Maximum Performance for PCI Express Designs

| Symbol | Description | Speed Grade | | | | Units |
|-----------|--------------------------------|-------------|--------|--------|--------|-------|
| | | 1.0V | | | 0.9V | |
| | | -3 | -2/-2L | -1 | -2L | |
| FPIPECLK | Pipe clock maximum frequency | 250.00 | 250.00 | 250.00 | 250.00 | MHz |
| FUSERCLK | User clock maximum frequency | 500.00 | 500.00 | 250.00 | 250.00 | MHz |
| FUSERCLK2 | User clock 2 maximum frequency | 250.00 | 250.00 | 250.00 | 250.00 | MHz |
| FRPCLK | DRP clock maximum frequency | 250.00 | 250.00 | 250.00 | 250.00 | MHz |

XADC Specifications

Table 67: XADC Specifications

| Parameter | Symbol | Comments/Conditions | Min | Typ | Max | Units |
|---|------------|--|------|-----|-------------|---------------------|
| $V_{CCADC} = 1.8V \pm 5\%$, $V_{REFP} = 1.25V$, $V_{REFN} = 0V$, $ADCCLK = 26\text{ MHz}$, $T_j = -40^\circ C$ to $100^\circ C$, Typical values at $T_j=+40^\circ C$ | | | | | | |
| ADC Accuracy⁽¹⁾ | | | | | | |
| Resolution | | | 12 | – | – | Bits |
| Integral Nonlinearity ⁽²⁾ | INL | | – | – | ± 3 | LSBs |
| Differential Nonlinearity | DNL | No missing codes, guaranteed monotonic | – | – | ± 1 | LSBs |
| Offset Error | | Offset calibration enabled | – | – | ± 6 | LSBs |
| Gain Error | | Gain calibration disabled | – | – | ± 0.5 | % |
| Offset Matching | | Offset calibration enabled | – | – | 4 | LSBs |
| Gain Matching | | Gain calibration disabled | – | – | 0.3 | % |
| Sample Rate | | | 0.1 | – | 1 | MS/s |
| Signal to Noise Ratio ⁽²⁾ | SNR | $F_{SAMPLE} = 500\text{KS/s}$, $F_{IN} = 20\text{KHz}$ | 60 | – | – | dB |
| RMS Code Noise | | External 1.25V reference | – | – | 2 | LSBs |
| | | On-chip reference | – | 3 | – | LSBs |
| Total Harmonic Distortion ⁽²⁾ | THD | $F_{SAMPLE} = 500\text{KS/s}$, $F_{IN} = 20\text{KHz}$ | – | 70 | – | dB |
| ADC Accuracy at Extended Temperatures (-55°C to 125°C) | | | | | | |
| Resolution | | | 10 | – | – | Bits |
| Integral Nonlinearity ⁽²⁾ | INL | | – | – | ± 1 | LSB (at 10 bits) |
| Differential Nonlinearity | DNL | No missing codes, guaranteed monotonic | – | – | ± 1 | |
| Analog Inputs⁽³⁾ | | | | | | |
| ADC Input Ranges | | Unipolar operation | 0 | – | 1 | V |
| | | Bipolar operation | -0.5 | – | +0.5 | V |
| | | Unipolar common mode range (FS input) | 0 | – | +0.5 | V |
| | | Bipolar common mode range (FS input) | +0.5 | – | +0.6 | V |
| Maximum External Channel Input Ranges | | Adjacent channels set within these ranges should not corrupt measurements on adjacent channels | -0.1 | – | V_{CCADC} | V |
| Auxiliary Channel Full Resolution Bandwidth | FRBW | | 250 | – | – | KHz |
| On-Chip Sensors | | | | | | |
| Temperature Sensor Error | | $T_j = -40^\circ C$ to $100^\circ C$. | – | – | ± 4 | °C |
| | | $T_j = -55^\circ C$ to $+125^\circ C$ | – | – | ± 6 | °C |
| Supply Sensor Error | | Measurement range of V_{CCAUX} 1.8V $\pm 5\%$ $T_j = -40^\circ C$ to $+100^\circ C$ | – | – | ± 1 | % |
| | | Measurement range of V_{CCAUX} 1.8V $\pm 5\%$ $T_j = -55^\circ C$ to $+125^\circ C$ | – | – | ± 2 | % |
| Conversion Rate⁽⁴⁾ | | | | | | |
| Conversion Time - Continuous | t_{CONV} | Number of ADCCLK cycles | 26 | – | 32 | Cycles |
| Conversion Time - Event | t_{CONV} | Number of CLK cycles | – | – | 21 | Cycles |
| DRP Clock Frequency | DCLK | DRP clock frequency | 8 | – | 250 | MHz |
| ADC Clock Frequency | ADCCLK | Derived from DCLK | 1 | – | 26 | MHz |
| DCLK Duty Cycle | | | 40 | – | 60 | % |

| Date | Version | Description |
|----------|---------|---|
| 07/25/12 | 1.6 | <p>Updated the descriptions, changed V_{IN} and Note 2 and added Note 4 in Table 1. In Table 2, changed descriptions and notes, removed Note 7, changed GTX transceiver parameters and values and added Note 9. Updated parameters in Table 3. Added Table 4 and Table 5.</p> <p>Changed the typical values for many of the devices in Table 7. Updated LVCMOS12 and the SSTLs in Table 9. Updated many of the specifications in Table 10 and Table 11.</p> <p>Updated speed specification to v1.06 (-3, -2, -2L(1.0V), -1) and v1.05 (-2L(0.9V)) with appropriate changes to Table 14 and Table 15 including production release of the XC7K325T and the XC7K410T in the -2, -2L(1.0V), and -1 speed designations.</p> <p>Added notes and specifications to Table 17 and Table 18.</p> <p>Updated the IOB Pad Input/Output/3-State discussion and changed Table 21 by adding $T_{IOIBUFDISABLE}$.</p> <p>Removed many of the combinatorial delay specifications and T_{CINCK}/T_{CKCIN} from Table 28.</p> <p>Rearranged Table 51 including moving some parameters to Table 1. Added Table 56. Updated Table 57. In Table 59, updated SJ Jitter Tolerance with Stressed Eye section, page 51 and Note 8.</p> <p>Added Note 1, Note 2, and Note 3 to Table 62. Added Note 1 and Note 2 to Table 63, and line rate ranges. Updated Table 64 including adding Note 1. Updated Table 65 including adding Note 1.</p> <p>In Table 67 updated Note 1 and added Note 4. In Table 68, updated T_{POR} and F_{EMCCK}.</p> |
| 09/04/12 | 1.7 | Updated Table 14 and Table 15 for production release of the XC7K160T in the -2, -2L(1.0V), and -1 speed designations. |
| 09/26/12 | 1.8 | In Table 2 , revised V_{CCINT} and V_{CCBRAM} and added Note 2 . Updated Table 14 and Table 15 for production release of the XC7K480T in the -2, -2L(1.0V), and -1 speed designations and the XC7K325T and XC7K410T in the -3 speed designation. |
| 10/10/12 | 1.9 | Updated the $I_{CCINTMIN}$ value for the XC7K355T in Table 7 . Updated Table 14 and Table 15 for production release of the XC7K420T in the -2, -2L(1.0V), and -1 speed designations. |
| 10/25/12 | 2.0 | <p>Updated the AC Switching Characteristics based upon ISE 14.3 v1.07 for the -3, -2, -2L (1.0V), -1 speed specifications, and ISE 14.3 v1.06 for the -2L (0.9V) speed specifications throughout the document.</p> <p>Updated Table 14 and Table 15 for production release of the XC7K355T in the -2, -2L(1.0V), and -1 speed designations. Also updated Table 14 and Table 15 for production release of the XC7K325T and XC7K410T in the -2L (0.9V).</p> <p>Added values for Table 16 -2L (0.9V). Added package skew values to Table 50. In Table 53, increased -1 speed grade (FF package) F_{GTXMAX} value from 6.6 Gb/s to 8.0 Gb/s.</p> |
| 10/31/12 | 2.1 | Updated Table 14 and Table 15 for production release of the XC7K70T in the -2, -2L(1.0V), and -1 speed designations. |
| 11/26/12 | 2.2 | Updated Table 14 and Table 15 for production release of -3 speed designation for XC7K70T, XC7K160T, XC7K355T, XC7K420T, and XC7K480T. Removed Note 4 from Table 67 . |
| 12/05/12 | 2.3 | Updated Table 14 and Table 15 for production release of the -2L (0.9V) speed designation for XC7K160T, XC7K420T, and XC7K480T. Updated Note 1 in Table 50 . |
| 12/12/12 | 2.4 | Updated Table 14 and Table 15 for production release of the -2L (0.9V) speed designation for XC7K70T and XC7K355T. Added Internal Configuration Access Port section to Table 68 . |