



Welcome to [E-XFL.COM](http://E-XFL.COM)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### Details

Product Status	Active
Number of LABs/CLBs	37325
Number of Logic Elements/Cells	477760
Total RAM Bits	35205120
Number of I/O	380
Number of Gates	-
Voltage - Supply	0.97V ~ 1.03V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 100°C (TJ)
Package / Case	900-BBGA, FCBGA
Supplier Device Package	901-FCBGA (31x31)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/xilinx/xc7k480t-3ffg901e">https://www.e-xfl.com/product-detail/xilinx/xc7k480t-3ffg901e</a>

**Table 7** shows the minimum current, in addition to  $I_{CCQ}$ , that are required by Kintex-7 devices for proper power-on and configuration. If the current minimums shown in **Table 6** and **Table 7** are met, the device powers on after all five supplies have passed through their power-on reset threshold voltages. The FPGA must not be configured until after  $V_{CCINT}$  is applied.

Once initialized and configured, use the XPower tools to estimate current drain on these supplies.

**Table 7: Power-On Current for Kintex-7 Devices**

Device	$I_{CCINTMIN}$	$I_{CCAUXMIN}$	$I_{CCOMIN}$	$I_{CCAUX\_IOMIN}$	$I_{CCBRAMMIN}$	Units
	Typ <sup>(1)</sup>	Typ <sup>(1)</sup>	Typ <sup>(1)</sup>	Typ <sup>(1)</sup>	Typ <sup>(1)</sup>	
XC7K70T	$I_{CCINTQ} + 450$	$I_{CCAUXQ} + 40$	$I_{CCOQ} + 40 \text{ mA per bank}$	$I_{CCOAUXIOQ} + 40 \text{ mA per bank}$	$I_{CCBRAMQ} + 40$	mA
XC7K160T	$I_{CCINTQ} + 550$	$I_{CCAUXQ} + 50$	$I_{CCOQ} + 40 \text{ mA per bank}$	$I_{CCOAUXIOQ} + 40 \text{ mA per bank}$	$I_{CCBRAMQ} + 40$	mA
XC7K325T	$I_{CCINTQ} + 600$	$I_{CCAUXQ} + 80$	$I_{CCOQ} + 40 \text{ mA per bank}$	$I_{CCOAUXIOQ} + 40 \text{ mA per bank}$	$I_{CCBRAMQ} + 40$	mA
XC7K355T	$I_{CCINTQ} + 1450$	$I_{CCAUXQ} + 109$	$I_{CCOQ} + 40 \text{ mA per bank}$	$I_{CCOAUXIOQ} + 40 \text{ mA per bank}$	$I_{CCBRAMQ} + 81$	mA
XC7K410T	$I_{CCINTQ} + 1500$	$I_{CCAUXQ} + 125$	$I_{CCOQ} + 40 \text{ mA per bank}$	$I_{CCOAUXIOQ} + 40 \text{ mA per bank}$	$I_{CCBRAMQ} + 90$	mA
XC7K420T	$I_{CCINTQ} + 2200$	$I_{CCAUXQ} + 180$	$I_{CCOQ} + 40 \text{ mA per bank}$	$I_{CCOAUXIOQ} + 40 \text{ mA per bank}$	$I_{CCBRAMQ} + 108$	mA
XC7K480T	$I_{CCINTQ} + 2200$	$I_{CCAUXQ} + 180$	$I_{CCOQ} + 40 \text{ mA per bank}$	$I_{CCOAUXIOQ} + 40 \text{ mA per bank}$	$I_{CCBRAMQ} + 108$	mA

**Notes:**

1. Typical values are specified at nominal voltage, 25°C.
2. Use the XPower Estimator (XPE) spreadsheet tool (download at <http://www.xilinx.com/power>) to calculate maximum power-on currents.

**Table 8: Power Supply Ramp Time**

Symbol	Description	Conditions	Min	Max	Units
$T_{VCCINT}$	Ramp time from GND to 90% of $V_{CCINT}$		0.2	50	ms
$T_{VCCO}$	Ramp time from GND to 90% of $V_{CCO}$		0.2	50	ms
$T_{VCCAUX}$	Ramp time from GND to 90% of $V_{CCAUX}$		0.2	50	ms
$T_{VCCAUX\_IO}$	Ramp time from GND to 90% of $V_{CCAUX\_IO}$		0.2	50	ms
$T_{VCCBRAM}$	Ramp time from GND to 90% of $V_{CCBRAM}$		0.2	50	ms
$T_{VCCO2VCCAUX}$	Allowed time per power cycle for $V_{CCO} - V_{CCAUX} > 2.625\text{V}$	$T_J = 100^\circ\text{C}^{(1)}$	–	500	ms
		$T_J = 85^\circ\text{C}^{(1)}$	–	800	
$T_{MGTAVCC}$	Ramp time from GND to 90% of $V_{MGTAVCC}$		0.2	50	ms
$T_{MGTAVTT}$	Ramp time from GND to 90% of $V_{MGTAVTT}$		0.2	50	ms
$T_{MGTVCCAUX}$	Ramp time from GND to 90% of $V_{MGTVCCAUX}$		0.2	50	ms

**Notes:**

1. Based on 240,000 power cycles with nominal  $V_{CCO}$  of 3.3V or 36,500 power cycles with a worst case  $V_{CCO}$  of 3.465V.

## DC Input and Output Levels

Values for  $V_{IL}$  and  $V_{IH}$  are recommended input voltages. Values for  $I_{OL}$  and  $I_{OH}$  are guaranteed over the recommended operating conditions at the  $V_{OL}$  and  $V_{OH}$  test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at a minimum  $V_{CCO}$  with the respective  $V_{OL}$  and  $V_{OH}$  voltage levels shown. Other standards are sample tested.

Table 9: SelectIO DC Input and Output Levels (1)(2)

I/O Standard	$V_{IL}$		$V_{IH}$		$V_{OL}$	$V_{OH}$	$I_{OL}$	$I_{OH}$
	$V$ , Min	$V$ , Max	$V$ , Min	$V$ , Max	$V$ , Max	$V$ , Min	mA	mA
HSTL_I	-0.300	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.300$	0.400	$V_{CCO} - 0.400$	8	-8
HSTL_I_12	-0.300	$V_{REF} - 0.080$	$V_{REF} + 0.080$	$V_{CCO} + 0.300$	25% $V_{CCO}$	75% $V_{CCO}$	6.3	-6.3
HSTL_I_18	-0.300	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.300$	0.400	$V_{CCO} - 0.400$	8	-8
HSTL_II	-0.300	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.300$	0.400	$V_{CCO} - 0.400$	16	-16
HSTL_II_18	-0.300	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.300$	0.400	$V_{CCO} - 0.400$	16	-16
HSUL_12	-0.300	$V_{REF} - 0.130$	$V_{REF} + 0.130$	$V_{CCO} + 0.300$	20% $V_{CCO}$	80% $V_{CCO}$	0.1	-0.1
LVCMOS12	-0.300	35% $V_{CCO}$	65% $V_{CCO}$	$V_{CCO} + 0.300$	0.400	$V_{CCO} - 0.400$	Note 3	Note 3
LVCMOS15, LVDCI_15	-0.300	35% $V_{CCO}$	65% $V_{CCO}$	$V_{CCO} + 0.300$	25% $V_{CCO}$	75% $V_{CCO}$	Note 4	Note 4
LVCMOS18, LVDCI_18	-0.300	35% $V_{CCO}$	65% $V_{CCO}$	$V_{CCO} + 0.300$	0.450	$V_{CCO} - 0.450$	Note 5	Note 5
LVCMOS25	-0.300	0.700	1.700	$V_{CCO} + 0.300$	0.400	$V_{CCO} - 0.400$	Note 6	Note 6
LVCMOS33	-0.300	0.800	2.000	3.450	0.400	$V_{CCO} - 0.400$	Note 6	Note 6
LVTTL	-0.300	0.800	2.000	3.450	0.400	2.400	Note 7	Note 7
MOBILE_DDR	-0.300	20% $V_{CCO}$	80% $V_{CCO}$	$V_{CCO} + 0.300$	10% $V_{CCO}$	90% $V_{CCO}$	0.1	-0.1
PCI33_3	-0.500	30% $V_{CCO}$	50% $V_{CCO}$	$V_{CCO} + 0.500$	10% $V_{CCO}$	90% $V_{CCO}$	1.5	-0.5
SSTL12	-0.300	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.300$	$V_{CCO}/2 - 0.150$	$V_{CCO}/2 + 0.150$	14.25	-14.25
SSTL135	-0.300	$V_{REF} - 0.090$	$V_{REF} + 0.090$	$V_{CCO} + 0.300$	$V_{CCO}/2 - 0.150$	$V_{CCO}/2 + 0.150$	13.0	-13.0
SSTL135_R	-0.300	$V_{REF} - 0.090$	$V_{REF} + 0.090$	$V_{CCO} + 0.300$	$V_{CCO}/2 - 0.150$	$V_{CCO}/2 + 0.150$	8.9	-8.9
SSTL15	-0.300	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.300$	$V_{CCO}/2 - 0.175$	$V_{CCO}/2 + 0.175$	13.0	-13.0
SSTL15_R	-0.300	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.300$	$V_{CCO}/2 - 0.175$	$V_{CCO}/2 + 0.175$	8.9	-8.9
SSTL18_I	-0.300	$V_{REF} - 0.125$	$V_{REF} + 0.125$	$V_{CCO} + 0.300$	$V_{CCO}/2 - 0.470$	$V_{CCO}/2 + 0.470$	8	-8
SSTL18_II	-0.300	$V_{REF} - 0.125$	$V_{REF} + 0.125$	$V_{CCO} + 0.300$	$V_{CCO}/2 - 0.600$	$V_{CCO}/2 + 0.600$	13.4	-13.4

### Notes:

- Tested according to relevant specifications.
- 3.3V and 2.5V standards are only supported in 3.3V I/O banks.
- Supported drive strengths of 2, 4, 6, or 8 mA in HP I/O banks and 4, 8, or 12 mA in HR I/O banks.
- Supported drive strengths of 2, 4, 6, 8, 12, or 16 mA in HP I/O banks and 4, 8, 12, or 16 mA in HR I/O banks.
- Supported drive strengths of 2, 4, 6, 8, 12, or 16 mA in HP I/O banks and 4, 8, 12, 16, or 24 mA in HR I/O banks.
- Supported drive strengths of 4, 8, 12, or 16 mA
- Supported drive strengths of 4, 8, 12, 16, or 24 mA
- For detailed interface specific DC voltage levels, see [UG471: 7 Series FPGAs SelectIO Resources User Guide](#).

## AC Switching Characteristics

All values represented in this data sheet are based on the speed specifications in ISE® software 14.3 v1.07 for the -3, -2, -2L(1.0V), -1, and v1.06 for -2L(0.9V) speed grades.

Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:

### ***Advance Product Specification***

These specifications are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.

### ***Preliminary Product Specification***

These specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

### ***Product Specification***

These specifications are released once enough production silicon of a particular device family member has been characterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to production before faster speed grades.

## Testing of AC Switching Characteristics

Internal timing parameters are derived from measuring internal test patterns. All AC switching characteristics are representative of worst-case supply voltage and junction temperature conditions.

For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and back-annotate to the simulation net list. Unless otherwise noted, values apply to all Kintex-7 FPGAs.

## Speed Grade Designations

Since individual family members are produced at different times, the migration from one category to another depends completely on the status of the fabrication process for each device. [Table 14](#) correlates the current status of each Kintex-7 device on a per speed grade basis.

**Table 14: Kintex-7 Device Speed Grade Designations**

Device	Speed Grade Designations		
	Advance	Preliminary	Production
XC7K70T			-3, -2, -2L(1.0V), -1, and -2L (0.9V)
XC7K160T			-3, -2, -2L(1.0V), -1, and -2L (0.9V)
XC7K325T			-3, -2, -2L(1.0V), -1, and -2L (0.9V)
XC7K355T			-3, -2, -2L(1.0V), -1, and -2L (0.9V)
XC7K410T			-3, -2, -2L(1.0V), -1, and -2L (0.9V)
XC7K420T			-3, -2, -2L(1.0V), -1, and -2L (0.9V)
XC7K480T			-3, -2, -2L(1.0V), -1, and -2L (0.9V)

Table 19: 3.3V IOB High Range (HR) Switching Characteristics (Cont'd)

I/O Standard	T <sub>IOPI</sub>				T <sub>IOOP</sub>				T <sub>IOTP</sub>				Units	
	Speed Grade				Speed Grade				Speed Grade					
	1.0V		0.9V		1.0V		0.9V		1.0V		0.9V			
	-3	-2/-2L	-1	-2L	-3	-2/-2L	-1	-2L	-3	-2/-2L	-1	-2L		
LVCMOS15_S16	0.66	0.69	0.81	0.90	1.76	1.95	2.13	1.91	2.52	2.81	3.12	2.42	ns	
LVCMOS15_F4	0.66	0.69	0.81	0.90	3.39	3.60	3.80	1.98	4.15	4.46	4.79	2.50	ns	
LVCMOS15_F8	0.66	0.69	0.81	0.90	1.79	1.99	2.18	1.92	2.55	2.85	3.17	2.44	ns	
LVCMOS15_F12	0.66	0.69	0.81	0.90	1.40	1.54	1.65	1.67	2.16	2.40	2.64	2.19	ns	
LVCMOS15_F16	0.66	0.69	0.81	0.90	1.37	1.51	1.61	1.66	2.13	2.37	2.60	2.17	ns	
LVCMOS12_S4	0.88	0.91	1.00	1.01	3.85	4.22	4.69	2.89	4.61	5.08	5.68	3.41	ns	
LVCMOS12_S8	0.88	0.91	1.00	1.01	2.52	2.96	3.52	2.41	3.28	3.82	4.51	2.92	ns	
LVCMOS12_S12 <sup>(1)</sup>	0.88	0.91	1.00	1.01	2.06	2.31	2.59	2.11	2.82	3.17	3.58	2.63	ns	
LVCMOS12_F4	0.88	0.91	1.00	1.01	3.44	3.73	4.06	2.30	4.20	4.59	5.05	2.81	ns	
LVCMOS12_F8	0.88	0.91	1.00	1.01	1.72	2.04	2.40	1.86	2.48	2.90	3.39	2.38	ns	
LVCMOS12_F12 <sup>(1)</sup>	0.88	0.91	1.00	1.01	1.54	1.71	1.87	1.69	2.30	2.57	2.86	2.20	ns	
SSTL135_S	0.61	0.64	0.73	0.79	1.27	1.40	1.50	1.64	2.03	2.26	2.49	2.16	ns	
SSTL15_S	0.61	0.64	0.73	0.73	1.24	1.37	1.47	1.59	2.00	2.23	2.46	2.11	ns	
SSTL18_I_S	0.64	0.67	0.76	0.79	1.59	1.74	1.85	1.95	2.35	2.60	2.84	2.47	ns	
SSTL18_II_S	0.64	0.67	0.76	0.78	1.27	1.40	1.50	1.63	2.03	2.26	2.49	2.14	ns	
DIFF_SSTL135_S	0.59	0.61	0.73	0.79	1.27	1.40	1.50	1.64	2.03	2.26	2.49	2.16	ns	
DIFF_SSTL15_S	0.63	0.67	0.77	0.79	1.24	1.37	1.47	1.59	2.00	2.23	2.46	2.11	ns	
DIFF_SSTL18_I_S	0.65	0.69	0.78	0.79	1.50	1.63	1.72	1.95	2.26	2.49	2.71	2.47	ns	
DIFF_SSTL18_II_S	0.65	0.69	0.78	0.79	1.13	1.22	1.25	1.66	1.89	2.08	2.24	2.17	ns	
SSTL135_F	0.61	0.64	0.73	0.79	1.04	1.17	1.26	1.42	1.80	2.03	2.25	1.94	ns	
SSTL15_F	0.61	0.64	0.73	0.73	1.04	1.17	1.26	1.39	1.80	2.03	2.25	1.91	ns	
SSTL18_I_F	0.64	0.67	0.76	0.79	1.12	1.22	1.26	1.44	1.88	2.08	2.25	1.95	ns	
SSTL18_II_F	0.64	0.67	0.76	0.78	1.05	1.18	1.28	1.42	1.81	2.04	2.27	1.94	ns	
DIFF_SSTL135_F	0.59	0.61	0.73	0.79	1.04	1.17	1.26	1.42	1.80	2.03	2.25	1.94	ns	
DIFF_SSTL15_F	0.63	0.67	0.77	0.79	1.04	1.17	1.26	1.39	1.80	2.03	2.25	1.91	ns	
DIFF_SSTL18_I_F	0.65	0.69	0.78	0.79	1.10	1.19	1.23	1.52	1.86	2.05	2.22	2.03	ns	
DIFF_SSTL18_II_F	0.65	0.69	0.78	0.79	1.02	1.10	1.14	1.50	1.78	1.96	2.13	2.02	ns	

**Notes:**

- This I/O standard is only available in the 3.3V high-range (HR) banks.

Table 20: 1.8V IOB High Performance (HP) Switching Characteristics

I/O Standard	T <sub>IOPI</sub>				T <sub>IOOP</sub>				T <sub>IOTP</sub>				Units	
	Speed Grade				Speed Grade				Speed Grade					
	1.0V		0.9V		1.0V		0.9V		1.0V		0.9V			
	-3	-2/-2L	-1	-2L	-3	-2/-2L	-1	-2L	-3	-2/-2L	-1	-2L		
LVDS	0.75	0.79	0.92	0.89	1.05	1.17	1.24	1.43	1.68	1.92	2.06	2.04	ns	
HSUL_12	0.69	0.72	0.82	0.95	1.65	1.84	2.05	1.80	2.29	2.59	2.87	2.41	ns	
DIFF_HSUL_12	0.69	0.72	0.82	0.92	1.65	1.84	2.05	1.47	2.29	2.59	2.87	2.08	ns	
HSTL_I_S	0.68	0.72	0.82	0.84	1.15	1.28	1.38	1.46	1.79	2.03	2.20	2.07	ns	
HSTL_II_S	0.68	0.72	0.82	0.84	1.05	1.17	1.26	1.44	1.69	1.93	2.08	2.05	ns	
HSTL_I_18_S	0.70	0.72	0.82	0.86	1.12	1.24	1.34	1.41	1.75	2.00	2.16	2.02	ns	
HSTL_II_18_S	0.70	0.72	0.82	0.86	1.06	1.18	1.26	1.44	1.70	1.94	2.08	2.05	ns	
HSTL_I_12_S	0.68	0.72	0.82	0.94	1.14	1.27	1.37	1.43	1.78	2.02	2.20	2.04	ns	
HSTL_I_DCI_S	0.68	0.72	0.82	0.78	1.11	1.23	1.33	1.36	1.74	1.99	2.15	1.98	ns	
HSTL_II_DCI_S	0.68	0.72	0.82	0.78	1.05	1.17	1.26	1.33	1.69	1.93	2.08	1.94	ns	
HSTL_II_T_DCI_S	0.70	0.72	0.82	0.76	1.15	1.28	1.38	1.40	1.78	2.03	2.20	2.01	ns	
HSTL_I_DCI_18_S	0.70	0.72	0.82	0.76	1.11	1.23	1.33	1.36	1.74	1.99	2.15	1.98	ns	
HSTL_II_DCI_18_S	0.70	0.72	0.82	0.76	1.05	1.16	1.24	1.32	1.69	1.92	2.06	1.93	ns	
HSTL_II_T_DCI_18_S	0.70	0.72	0.82	0.76	1.11	1.23	1.33	1.36	1.74	1.99	2.15	1.98	ns	
DIFF_HSTL_I_S	0.75	0.79	0.92	0.89	1.15	1.28	1.38	1.47	1.79	2.03	2.20	2.08	ns	
DIFF_HSTL_II_S	0.75	0.79	0.92	0.89	1.05	1.17	1.26	1.47	1.69	1.93	2.08	2.08	ns	
DIFF_HSTL_I_DCI_S	0.75	0.79	0.92	0.76	1.15	1.28	1.38	1.47	1.78	2.03	2.20	2.08	ns	
DIFF_HSTL_II_DCI_S	0.75	0.79	0.92	0.76	1.05	1.17	1.26	1.40	1.69	1.93	2.08	2.01	ns	
DIFF_HSTL_I_18_S	0.75	0.79	0.92	0.89	1.12	1.24	1.34	1.46	1.75	2.00	2.16	2.07	ns	
DIFF_HSTL_II_18_S	0.75	0.79	0.92	0.89	1.06	1.18	1.26	1.47	1.70	1.94	2.08	2.08	ns	
DIFF_HSTL_I_DCI_18_S	0.75	0.79	0.92	0.75	1.11	1.23	1.33	1.46	1.74	1.99	2.15	2.07	ns	
DIFF_HSTL_II_DCI_18_S	0.75	0.79	0.92	0.75	1.05	1.16	1.24	1.41	1.69	1.92	2.06	2.02	ns	
DIFF_HSTL_II_T_DCI_18_S	0.75	0.79	0.92	0.76	1.11	1.23	1.33	1.46	1.74	1.99	2.15	2.07	ns	
HSTL_I_F	0.68	0.72	0.82	0.84	1.02	1.14	1.22	1.26	1.66	1.90	2.04	1.87	ns	
HSTL_II_F	0.68	0.72	0.82	0.84	0.97	1.08	1.15	1.29	1.61	1.84	1.97	1.90	ns	
HSTL_I_18_F	0.70	0.72	0.82	0.86	1.04	1.16	1.24	1.32	1.68	1.91	2.06	1.93	ns	
HSTL_II_18_F	0.70	0.72	0.82	0.86	0.98	1.09	1.16	1.35	1.62	1.85	1.98	1.96	ns	
HSTL_I_12_F	0.68	0.72	0.82	0.94	1.02	1.13	1.21	1.26	1.65	1.88	2.03	1.87	ns	
HSTL_I_DCI_F	0.68	0.72	0.82	0.78	1.04	1.16	1.24	1.30	1.67	1.91	2.06	1.91	ns	
HSTL_II_DCI_F	0.68	0.72	0.82	0.78	0.97	1.08	1.15	1.22	1.61	1.84	1.97	1.83	ns	
HSTL_II_T_DCI_F	0.70	0.72	0.82	0.76	1.02	1.14	1.22	1.26	1.66	1.90	2.04	1.87	ns	
HSTL_I_DCI_18_F	0.70	0.72	0.82	0.76	1.04	1.16	1.24	1.30	1.67	1.91	2.06	1.91	ns	
HSTL_II_DCI_18_F	0.70	0.72	0.82	0.76	0.98	1.09	1.16	1.27	1.61	1.85	1.98	1.88	ns	
HSTL_II_T_DCI_18_F	0.70	0.72	0.82	0.76	1.04	1.16	1.24	1.30	1.67	1.91	2.06	1.91	ns	
DIFF_HSTL_I_F	0.75	0.79	0.92	0.89	1.02	1.14	1.22	1.35	1.66	1.90	2.04	1.96	ns	
DIFF_HSTL_II_F	0.75	0.79	0.92	0.89	0.97	1.08	1.15	1.35	1.61	1.84	1.97	1.96	ns	
DIFF_HSTL_I_DCI_F	0.75	0.79	0.92	0.76	1.02	1.14	1.22	1.35	1.66	1.90	2.04	1.96	ns	

Table 23: OLOGIC Switching Characteristics

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
<b>Setup/Hold</b>						
TODCK/TOCKD	D1/D2 pins Setup/Hold with respect to CLK	0.45/-0.13	0.50/-0.13	0.58/-0.13	0.79/-0.18	ns
TOOCECK/TOCKOCE	OCE pin Setup/Hold with respect to CLK	0.28/0.03	0.29/0.03	0.45/0.03	0.35/-0.10	ns
TOSRCK/TOCKSR	SR pin Setup/Hold with respect to CLK	0.32/0.18	0.38/0.18	0.70/0.18	0.62/-0.04	ns
TOTCK/TOCKT	T1/T2 pins Setup/Hold with respect to CLK	0.49/-0.16	0.56/-0.16	0.68/-0.16	0.67/-0.18	ns
TOTCECK/TOCKTCE	TCE pin Setup/Hold with respect to CLK	0.28/0.01	0.30/0.01	0.45/0.01	0.31/-0.10	ns
<b>Combinatorial</b>						
TODQ	D1 to OQ out or T1 to TQ out	0.73	0.81	0.97	1.18	ns
<b>Sequential Delays</b>						
TOCKQ	CLK to OQ/TQ out	0.41	0.43	0.49	0.63	ns
TRQ_OLOGICE2	SR pin to OQ/TQ out (HP I/O banks only)	0.63	0.70	0.83	1.12	ns
TGSRQ_OLOGICE2	Global Set/Reset to Q outputs (HP I/O banks only)	7.60	7.60	10.51	11.39	ns
TRQ_OLOGICE3	SR pin to OQ/TQ out (HR I/O banks only)	0.63	0.70	0.83	1.12	ns
TGSRQ_OLOGICE3	Global Set/Reset to Q outputs (HR I/O banks only)	7.60	7.60	10.51	11.39	ns
<b>Set/Reset</b>						
TRPW_OLOGICE2	Minimum Pulse Width, SR inputs (HP I/O banks only)	0.54	0.54	0.63	0.68	ns, Min
TRPW_OLOGICE3	Minimum Pulse Width, SR inputs (HR I/O banks only)	0.54	0.54	0.63	0.68	ns, Min

## Output Serializer/Deserializer Switching Characteristics

Table 25: OSERDES Switching Characteristics

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
<b>Setup/Hold</b>						
T <sub>OSDCK_D</sub> /T <sub>OSCKD_D</sub>	D input Setup/Hold with respect to CLKDIV	0.37/0.02	0.40/0.02	0.55/0.02	0.44/-0.24	ns
T <sub>OSDCK_T</sub> /T <sub>OSCKD_T</sub> <sup>(1)</sup>	T input Setup/Hold with respect to CLK	0.49/-0.15	0.56/-0.15	0.68/-0.15	0.67/-0.25	ns
T <sub>OSDCK_T2</sub> /T <sub>OSCKD_T2</sub> <sup>(1)</sup>	T input Setup/Hold with respect to CLKDIV	0.27/-0.15	0.30/-0.15	0.34/-0.15	0.46/-0.25	ns
T <sub>oscck_oce</sub> /T <sub>osckc_oce</sub>	OCE input Setup/Hold with respect to CLK	0.28/0.03	0.29/0.03	0.45/0.03	0.35/-0.15	ns
T <sub>oscck_s</sub>	SR (Reset) input Setup with respect to CLKDIV	0.41	0.46	0.75	0.70	ns
T <sub>oscck_tce</sub> /T <sub>osckc_tce</sub>	TCE input Setup/Hold with respect to CLK	0.28/0.01	0.30/0.01	0.45/0.01	0.31/-0.15	ns
<b>Sequential Delays</b>						
T <sub>oscko_oq</sub>	Clock to out from CLK to OQ	0.35	0.37	0.42	0.54	ns
T <sub>oscko_tq</sub>	Clock to out from CLK to TQ	0.41	0.43	0.49	0.63	ns
<b>Combinatorial</b>						
T <sub>osdo_ttq</sub>	T input to TQ Out	0.73	0.81	0.97	1.18	ns

**Notes:**

1. T<sub>OSDCK\_T2</sub> and T<sub>OSCKD\_T2</sub> are reported as T<sub>OSDCK\_T</sub>/T<sub>OSCKD\_T</sub> in TRACE report.

## CLB Switching Characteristics

Table 28: CLB Switching Characteristics

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
<b>Combinatorial Delays</b>						
T <sub>ILO</sub>	An – Dn LUT address to A	0.05	0.05	0.06	0.07	ns, Max
T <sub>ILO_2</sub>	An – Dn LUT address to AMUX/CMUX	0.15	0.16	0.19	0.22	ns, Max
T <sub>ILO_3</sub>	An – Dn LUT address to BMUX_A	0.24	0.25	0.30	0.37	ns, Max
T <sub>I TO</sub>	An – Dn inputs to A – D Q outputs	0.58	0.61	0.74	0.91	ns, Max
T <sub>AXA</sub>	AX inputs to AMUX output	0.38	0.40	0.49	0.62	ns, Max
T <sub>AXB</sub>	AX inputs to BMUX output	0.40	0.42	0.52	0.66	ns, Max
T <sub>AXC</sub>	AX inputs to CMUX output	0.39	0.41	0.50	0.62	ns, Max
T <sub>AXD</sub>	AX inputs to DMUX output	0.43	0.44	0.52	0.67	ns, Max
T <sub>BXB</sub>	BX inputs to BMUX output	0.31	0.33	0.40	0.51	ns, Max
T <sub>BXD</sub>	BX inputs to DMUX output	0.38	0.39	0.47	0.62	ns, Max
T <sub>CXC</sub>	CX inputs to CMUX output	0.27	0.28	0.34	0.43	ns, Max
T <sub>CXD</sub>	CX inputs to DMUX output	0.33	0.34	0.41	0.54	ns, Max
T <sub>DXD</sub>	DX inputs to DMUX output	0.32	0.33	0.40	0.52	ns, Max
<b>Sequential Delays</b>						
T <sub>CKO</sub>	Clock to AQ – DQ outputs	0.26	0.27	0.32	0.40	ns, Max
T <sub>SHCKO</sub>	Clock to AMUX – DMUX outputs	0.32	0.32	0.39	0.46	ns, Max
<b>Setup and Hold Times of CLB Flip-Flops Before/After Clock CLK</b>						
T <sub>AS/T<sub>AH</sub></sub>	A <sub>N</sub> – D <sub>N</sub> input to CLK on A – D Flip Flops	0.01/0.12	0.02/0.13	0.03/0.18	0.02/0.18	ns, Min
T <sub>DICK/T<sub>CKDI</sub></sub>	A <sub>X</sub> – D <sub>X</sub> input to CLK on A – D Flip Flops	0.04/0.14	0.04/0.14	0.05/0.20	0.05/0.21	ns, Min
	A <sub>X</sub> – D <sub>X</sub> input through MUXs and/or carry logic to CLK on A – D Flip Flops	0.36/0.10	0.37/0.11	0.46/0.16	0.56/0.15	ns, Min
T <sub>CECK_CLB/</sub> T <sub>CKCE_CLB</sub>	CE input to CLK on A – D Flip Flops	0.19/0.05	0.20/0.05	0.25/0.05	0.24/0.04	ns, Min
T <sub>SRCK/T<sub>CKSR</sub></sub>	SR input to CLK on A – D Flip Flops	0.30/0.05	0.31/0.07	0.37/0.09	0.48/0.05	ns, Min
<b>Set/Reset</b>						
T <sub>SRMIN</sub>	SR input minimum pulse width	0.52	0.78	1.04	0.95	ns, Min
T <sub>RQ</sub>	Delay from SR input to AQ – DQ flip-flops	0.38	0.38	0.46	0.59	ns, Max
T <sub>CEO</sub>	Delay from CE input to AQ – DQ flip-flops	0.34	0.35	0.43	0.54	ns, Max
F <sub>TOG</sub>	Toggle frequency (for export control)	1818	1818	1818	1286	MHz

## Block RAM and FIFO Switching Characteristics

Table 31: Block RAM and FIFO Switching Characteristics

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
<b>Block RAM and FIFO Clock-to-Out Delays</b>						
T <sub>RCKO_DO</sub> and T <sub>RCKO_DO_REG</sub> <sup>(1)</sup>	Clock CLK to DOUT output (without output register) <sup>(2)(3)</sup>	1.57	1.80	2.08	2.44	ns, Max
	Clock CLK to DOUT output (with output register) <sup>(4)(5)</sup>	0.54	0.63	0.75	0.86	ns, Max
T <sub>RCKO_DO_ECC</sub> and T <sub>RCKO_DO_ECC_REG</sub>	Clock CLK to DOUT output with ECC (without output register) <sup>(2)(3)</sup>	2.35	2.58	3.26	4.49	ns, Max
	Clock CLK to DOUT output with ECC (with output register) <sup>(4)(5)</sup>	0.62	0.69	0.80	0.94	ns, Max
T <sub>RCKO_DO_CASCOUP</sub> and T <sub>RCKO_DO_CASCOUP_REG</sub>	Clock CLK to DOUT output with Cascade (without output register) <sup>(2)</sup>	2.21	2.45	2.80	3.19	ns, Max
	Clock CLK to DOUT output with Cascade (with output register) <sup>(4)</sup>	0.98	1.08	1.24	1.32	ns, Max
T <sub>RCKO_FLAGS</sub>	Clock CLK to FIFO flags outputs <sup>(6)</sup>	0.65	0.74	0.89	0.97	ns, Max
T <sub>RCKO_POINTERS</sub>	Clock CLK to FIFO pointers outputs <sup>(7)</sup>	0.79	0.87	0.98	1.10	ns, Max
T <sub>RCKO_PARITY_ECC</sub>	Clock CLK to ECCPARITY in ECC encode only mode	0.66	0.72	0.80	0.93	ns, Max
T <sub>RCKO_SDBIT_ECC</sub> and T <sub>RCKO_SDBIT_ECC_REG</sub>	Clock CLK to BITERR (without output register)	2.17	2.38	3.01	4.15	ns, Max
	Clock CLK to BITERR (with output register)	0.57	0.65	0.76	0.89	ns, Max
T <sub>RCKO_RDADDR_ECC</sub> and T <sub>RCKO_RDADDR_ECC_REG</sub>	Clock CLK to RDADDR output with ECC (without output register)	0.64	0.74	0.90	0.98	ns, Max
	Clock CLK to RDADDR output with ECC (with output register)	0.71	0.79	0.92	1.10	ns, Max
<b>Setup and Hold Times Before/After Clock CLK</b>						
T <sub>RCKC_ADDRA</sub> /T <sub>RCKC_ADDRA</sub>	ADDR inputs <sup>(8)</sup>	0.38/0.27	0.42/0.28	0.48/0.31	0.65/0.38	ns, Min
T <sub>RDCK_DI_WF_NC</sub> / T <sub>RCKD_DI_WF_NC</sub>	Data input setup/hold time when block RAM is configured in WRITE_FIRST or NO_CHANGE mode <sup>(9)</sup>	0.49/0.51	0.55/0.53	0.63/0.57	0.78/0.64	ns, Min
T <sub>RDCK_DI_RF</sub> /T <sub>RCKD_DI_RF</sub>	Data input setup/hold time when block RAM is configured in READ_FIRST mode <sup>(9)</sup>	0.17/0.25	0.19/0.29	0.21/0.35	0.25/0.32	ns, Min
T <sub>RDCK_DI_ECC</sub> / T <sub>RCKD_DI_ECC</sub>	DIN inputs with block RAM ECC in standard mode <sup>(9)</sup>	0.42/0.37	0.47/0.39	0.53/0.43	0.66/0.46	ns, Min
T <sub>RDCK_DI_ECCW</sub> / T <sub>RCKD_DI_ECCW</sub>	DIN inputs with block RAM ECC encode only <sup>(9)</sup>	0.79/0.37	0.87/0.39	0.99/0.43	1.17/0.41	ns, Min
T <sub>RDCK_DI_ECC_FIFO</sub> / T <sub>RCKD_DI_ECC_FIFO</sub>	DIN inputs with FIFO ECC in standard mode <sup>(9)</sup>	0.89/0.47	0.98/0.50	1.12/0.54	1.32/0.65	ns, Min
T <sub>RCKC_INJECTBITERR</sub> / T <sub>RCKC_INJECTBITERR</sub>	Inject single/double bit error in ECC mode	0.49/0.30	0.55/0.31	0.63/0.34	0.78/0.41	ns, Min
T <sub>RCKC_EN</sub> /T <sub>RCKC_EN</sub>	Block RAM Enable (EN) input	0.30/0.17	0.33/0.18	0.38/0.20	0.48/0.22	ns, Min
T <sub>RCKC_REGCE</sub> /T <sub>RCKC_REGCE</sub>	CE input of output register	0.21/0.13	0.25/0.13	0.31/0.14	0.34/0.16	ns, Min
T <sub>RCKC_RSTREG</sub> /T <sub>RCKC_RSTREG</sub>	Synchronous RSTREG input	0.25/0.06	0.27/0.06	0.29/0.06	0.35/0.06	ns, Min

## DSP48E1 Switching Characteristics

Table 32: DSP48E1 Switching Characteristics

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
<b>Setup and Hold Times of Data/Control Pins to the Input Register Clock</b>						
T <sub>DSPDCK_A_AREG</sub> /T <sub>DSPCKD_A_AREG</sub>	A input to A register CLK	0.24/ 0.12	0.27/ 0.14	0.31/ 0.16	0.38/ 0.12	ns
T <sub>DSPDCK_B_BREG</sub> /T <sub>DSPCKD_B_BREG</sub>	B input to B register CLK	0.28/ 0.13	0.32/ 0.14	0.39/ 0.15	0.51/ 0.16	ns
T <sub>DSPDCK_C_CREG</sub> /T <sub>DSPCKD_C_CREG</sub>	C input to C register CLK	0.15/ 0.15	0.17/ 0.17	0.20/ 0.20	0.31/ 0.21	ns
T <sub>DSPDCK_D_DREG</sub> /T <sub>DSPCKD_D_DREG</sub>	D input to D register CLK	0.21/ 0.19	0.27/ 0.22	0.35/ 0.26	0.46/ 0.20	ns
T <sub>DSPDCK_ACIN_AREG</sub> /T <sub>DSPCKD_ACIN_AREG</sub>	ACIN input to A register CLK	0.21/ 0.12	0.24/ 0.14	0.27/ 0.16	0.31/ 0.12	ns
T <sub>DSPDCK_BCIN_BREG</sub> /T <sub>DSPCKD_BCIN_BREG</sub>	BCIN input to B register CLK	0.22/ 0.13	0.25/ 0.14	0.30/ 0.15	0.34/ 0.16	ns
<b>Setup and Hold Times of Data Pins to the Pipeline Register Clock</b>						
T <sub>DSPDCK_{A,B}_MREG_MULT</sub> / T <sub>DSPCKD_B_MREG_MULT</sub>	{A, B} input to M register CLK using multiplier	2.04/ -0.01	2.34/ -0.01	2.79/ -0.01	3.66/ -0.06	ns
T <sub>DSPDCK_{A,B}_ADREG</sub> /T <sub>DSPCKD_D_ADREG</sub>	{A, D} input to AD register CLK	1.09/ -0.02	1.25/ -0.02	1.49/ -0.02	1.94/ -0.23	ns
<b>Setup and Hold Times of Data/Control Pins to the Output Register Clock</b>						
T <sub>DSPDCK_{A,B}_PREG_MULT</sub> / T <sub>DSPCKD_{A,B}_PREG_MULT</sub>	{A, B} input to P register CLK using multiplier	3.41/ -0.24	3.90/ -0.24	4.64/ -0.24	5.89/ -0.41	ns
T <sub>DSPDCK_D_PREG_MULT</sub> / T <sub>DSPCKD_D_PREG_MULT</sub>	D input to P register CLK using multiplier	3.33/ -0.62	3.81/ -0.62	4.53/ -0.62	5.70/ -1.42	ns
T <sub>DSPDCK_{A,B}_PREG</sub> / T <sub>DSPCKD_{A,B}_PREG</sub>	A or B input to P register CLK not using multiplier	1.47/ -0.24	1.68/ -0.24	2.00/ -0.24	2.37/ -0.41	ns
T <sub>DSPDCK_C_PREG</sub> /T <sub>DSPCKD_C_PREG</sub>	C input to P register CLK not using multiplier	1.30/ -0.22	1.49/ -0.22	1.78/ -0.22	2.11/ -0.36	ns
T <sub>DSPDCK_PCIN_PREG</sub> /T <sub>DSPCKD_PCIN_PREG</sub>	PCIN input to P register CLK	1.12/ -0.13	1.28/ -0.13	1.52/ -0.13	1.81/ -0.21	ns
<b>Setup and Hold Times of the CE Pins</b>						
T <sub>DSPDCK_{CEA;CEB}_{AREG;BREG}</sub> / T <sub>DSPCKD_{CEA;CEB}_{AREG;BREG}</sub>	{CEA; CEB} input to {A; B} register CLK	0.30/ 0.05	0.36/ 0.06	0.44/ 0.09	0.55/ 0.09	ns
T <sub>DSPDCK_CEC_CREG</sub> /T <sub>DSPCKD_CEC_CREG</sub>	CEC input to C register CLK	0.24/ 0.08	0.29/ 0.09	0.36/ 0.11	0.43/ 0.11	ns
T <sub>DSPDCK_CED_DREG</sub> /T <sub>DSPCKD_CED_DREG</sub>	CED input to D register CLK	0.31/ -0.02	0.36/ -0.02	0.44/ -0.02	0.58/ 0.12	ns
T <sub>DSPDCK_CEM_MREG</sub> /T <sub>DSPCKD_CEM_MREG</sub>	CEM input to M register CLK	0.26/ 0.15	0.29/ 0.17	0.33/ 0.20	0.39/ 0.25	ns
T <sub>DSPDCK_CEP_PREG</sub> /T <sub>DSPCKD_CEP_PREG</sub>	CEP input to P register CLK	0.31/ 0.01	0.36/ 0.01	0.45/ 0.01	0.54/ 0.00	ns

Table 32: DSP48E1 Switching Characteristics (Cont'd)

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
<b>Clock to Outs from Pipeline Register Clock to Output Pins</b>						
T <sub>DSPCKO_P_MREG</sub>	CLK MREG to P output	1.42	1.64	1.96	2.31	ns
T <sub>DSPCKO_CARRYCASCOU_MREG</sub>	CLK MREG to CARRYCASCOU output	1.63	1.87	2.24	2.65	ns
T <sub>DSPCKO_P_ADREG_MULT</sub>	CLK ADREG to P output using multiplier	2.30	2.63	3.13	3.90	ns
T <sub>DSPCKO_CARRYCASCOU_ADREG_MULT</sub>	CLK ADREG to CARRYCASCOU output using multiplier	2.51	2.87	3.41	4.23	ns
<b>Clock to Outs from Input Register Clock to Output Pins</b>						
T <sub>DSPCKO_P_AREG_MULT</sub>	CLK AREG to P output using multiplier	3.34	3.83	4.55	5.80	ns
T <sub>DSPCKO_P_BREG</sub>	CLK BREG to P output not using multiplier	1.39	1.59	1.88	2.24	ns
T <sub>DSPCKO_P_CREG</sub>	CLK CREG to P output not using multiplier	1.43	1.64	1.95	2.32	ns
T <sub>DSPCKO_P_DREG_MULT</sub>	CLK DREG to P output using multiplier	3.32	3.80	4.51	5.74	ns
<b>Clock to Outs from Input Register Clock to Cascading Output Pins</b>						
T <sub>DSPCKO_{ACOUT; BCOUT}_{AREG; BREG}</sub>	CLK (ACOUT, BCOUT) to {A,B} register output	0.55	0.62	0.74	0.87	ns
T <sub>DSPCKO_CARRYCASCOU_{AREG, BREG}_MULT</sub>	CLK (AREG, BREG) to CARRYCASCOU output using multiplier	3.55	4.06	4.84	6.13	ns
T <sub>DSPCKO_CARRYCASCOU_BREG</sub>	CLK BREG to CARRYCASCOU output not using multiplier	1.60	1.82	2.16	2.58	ns
T <sub>DSPCKO_CARRYCASCOU_DREG_MULT</sub>	CLK DREG to CARRYCASCOU output using multiplier	3.52	4.03	4.79	6.07	ns
T <sub>DSPCKO_CARRYCASCOU_CREG</sub>	CLK CREG to CARRYCASCOU output	1.64	1.88	2.23	2.65	ns
<b>Maximum Frequency</b>						
F <sub>MAX</sub>	With all registers used	741.84	650.20	547.95	429.37	MHz
F <sub>MAX_PATDET</sub>	With pattern detector	627.35	549.75	463.61	365.90	MHz
F <sub>MAX_MULT_NOMREG</sub>	Two register multiply without MREG	412.20	360.75	303.77	248.32	MHz
F <sub>MAX_MULT_NOMREG_PATDET</sub>	Two register multiply without MREG with pattern detect	374.25	327.65	276.01	225.73	MHz
F <sub>MAX_PREADD_MULT_NOADREG</sub>	Without ADREG	468.82	408.66	342.70	263.44	MHz
F <sub>MAX_PREADD_MULT_NOADREG_PATDET</sub>	Without ADREG with pattern detect	468.82	408.66	342.70	263.44	MHz
F <sub>MAX_NOPIPELINEREG</sub>	Without pipeline registers (MREG, ADREG)	306.84	267.81	225.02	177.15	MHz
F <sub>MAX_NOPIPELINEREG_PATDET</sub>	Without pipeline registers (MREG, ADREG) with pattern detect	285.23	249.13	209.38	165.32	MHz

Table 36: Horizontal Clock Buffer Switching Characteristics (BUFH)

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
T <sub>BHCKO_O</sub>	BUFH delay from I to O	0.10	0.11	0.13	0.12	ns
T <sub>BHCKC_CE</sub> /T <sub>BHCKC_CE</sub>	CE pin Setup and Hold	0.20/0.16	0.23/0.20	0.38/0.21	0.28/0.09	ns
<b>Maximum Frequency</b>						
F <sub>MAX_BUHF</sub>	Horizontal clock buffer (BUFH)	741.00	710.00	625.00	560.00	MHz

Table 37: Duty Cycle Distortion and Clock-Tree Skew

Symbol	Description	Device	Speed Grade				Units
			1.0V		0.9V		
			-3	-2/-2L	-1	-2L	
T <sub>DCD_CLK</sub>	Global Clock Tree Duty Cycle Distortion <sup>(1)</sup>	All	0.20	0.20	0.20	0.25	ns
T <sub>CKSKEW</sub>	Global Clock Tree Skew <sup>(2)</sup>	XC7K70T	0.29	0.40	0.40	0.47	ns
		XC7K160T	0.42	0.53	0.57	0.59	ns
		XC7K325T	0.59	0.74	0.79	0.91	ns
		XC7K355T	0.45	0.57	0.59	0.69	ns
		XC7K410T	0.60	0.74	0.79	0.91	ns
		XC7K420T	0.60	0.74	0.79	0.91	ns
		XC7K480T	0.60	0.74	0.79	0.91	ns
T <sub>DCD_BUFIO</sub>	I/O clock tree duty cycle distortion	All	0.12	0.12	0.12	0.12	ns
T <sub>BUFIOSKEW</sub>	I/O clock tree skew across one clock region	All	0.02	0.02	0.02	0.03	ns
T <sub>DCD_BUFR</sub>	Regional clock tree duty cycle distortion	All	0.15	0.15	0.15	0.15	ns

**Notes:**

1. These parameters represent the worst-case duty cycle distortion observable at the I/O flip flops. For all I/O standards, IBIS can be used to calculate any additional duty cycle distortion that might be caused by asymmetrical rise/fall times.
2. The T<sub>CKSKEW</sub> value represents the worst-case clock-tree skew observable between sequential I/O elements. Significantly less clock-tree skew exists for I/O registers that are close to each other and fed by the same or adjacent clock-tree branches. Use the Xilinx Timing Analyzer tools to evaluate clock skew specific to your application.

Table 38: MMCM Specification (Cont'd)

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
T <sub>MMCMDCK_DEN</sub> / T <sub>MMCMCKD_DEN</sub>	DEN Setup/Hold	1.76/0.00	1.97/0.00	2.29/0.00	2.40/0.00	ns, Min
T <sub>MMCMDCK_DWE</sub> / T <sub>MMCMCKD_DWE</sub>	DWE Setup/Hold	1.25/0.15	1.40/0.15	1.63/0.15	1.43/0.00	ns, Min
T <sub>MMCMCKO_DRDY</sub>	CLK to out of DRDY	0.65	0.72	0.99	0.70	ns, Max
F <sub>DCK</sub>	DCLK frequency	200.00	200.00	200.00	100.00	MHz, Max

**Notes:**

- The MMCM does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
- The static offset is measured between any MMCM outputs with identical phase.
- Values for this parameter are available in the Clocking Wizard.  
See [http://www.xilinx.com/products/intellectual-property/clocking\\_wizard.htm](http://www.xilinx.com/products/intellectual-property/clocking_wizard.htm).
- Includes global clock buffer.
- Calculated as F<sub>VCO</sub>/128 assuming output duty cycle is 50%.
- When CLKOUT4\_CASCADE = TRUE, MMCM\_F<sub>OUTMIN</sub> is 0.036 MHz.

## PLL Switching Characteristics

Table 39: PLL Specification

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
PLL_F <sub>INMAX</sub>	Maximum Input Clock Frequency	1066.00	933.00	800.00	800.00	MHz
PLL_F <sub>INMIN</sub>	Minimum Input Clock Frequency	19.00	19.00	19.00	19.00	MHz
PLL_F <sub>INJITTER</sub>	Maximum Input Clock Period Jitter	< 20% of clock input period or 1 ns Max				
PLL_F <sub>INDUTY</sub>	Allowable Input Duty Cycle: 19—49 MHz	25.00	25.00	25.00	25.00	%
	Allowable Input Duty Cycle: 50—199 MHz	30.00	30.00	30.00	30.00	%
	Allowable Input Duty Cycle: 200—399 MHz	35.00	35.00	35.00	35.00	%
	Allowable Input Duty Cycle: 400—499 MHz	40.00	40.00	40.00	40.00	%
	Allowable Input Duty Cycle: >500 MHz	45.00	45.00	45.00	45.00	%
PLL_F <sub>VCOMIN</sub>	Minimum PLL VCO Frequency	800.00	800.00	800.00	800.00	MHz
PLL_F <sub>VCOMAX</sub>	Maximum PLL VCO Frequency	2133.00	1866.00	1600.00	1600.00	MHz
PLL_F <sub>BANDWIDTH</sub>	Low PLL Bandwidth at Typical <sup>(1)</sup>	1.00	1.00	1.00	1.00	MHz
	High PLL Bandwidth at Typical <sup>(1)</sup>	4.00	4.00	4.00	4.00	MHz
PLL_T <sub>STATPHAOFFSET</sub>	Static Phase Offset of the PLL Outputs <sup>(2)</sup>	0.12	0.12	0.12	0.12	ns
PLL_T <sub>OUTJITTER</sub>	PLL Output Jitter	Note 3				
PLL_T <sub>OUTDUTY</sub>	PLL Output Clock Duty Cycle Precision <sup>(4)</sup>	0.20	0.20	0.20	0.25	ns
PLL_T <sub>LOCKMAX</sub>	PLL Maximum Lock Time	100	100	100	100	μs
PLL_F <sub>OUTMAX</sub>	PLL Maximum Output Frequency	1066.00	933.00	800.00	800.00	MHz
PLL_F <sub>OUTMIN</sub>	PLL Minimum Output Frequency <sup>(5)</sup>	6.25	6.25	6.25	6.25	MHz
PLL_T <sub>EXTFDVAR</sub>	External Clock Feedback Variation	< 20% of clock input period or 1 ns Max				
PLL_RST <sub>MINPULSE</sub>	Minimum Reset Pulse Width	5.00	5.00	5.00	5.00	ns

Table 39: PLL Specification (Cont'd)

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
PLL_F_PFDMAX	Maximum Frequency at the Phase Frequency Detector with Bandwidth Set to High or Optimized	550.00	500.00	450.00	450.00	MHz
	Maximum Frequency at the Phase Frequency Detector with Bandwidth Set to Low	300.00	300.00	300.00	300.00	MHz
PLL_F_PFDMIN	Minimum Frequency at the Phase Frequency Detector	19.00	19.00	19.00	19.00	MHz
PLL_T_FBDelay	Maximum Delay in the Feedback Path	3 ns Max or one CLKIN cycle				
<b>Dynamic Reconfiguration Port (DRP) for PLL Before and After DCLK</b>						
T_PLLCCK_DADDR/ T_PLLCKC_DADDR	Setup and hold of D address	1.25/0.15	1.40/0.15	1.63/0.15	1.43/0.00	ns, Min
T_PLLCCK_DI/ T_PLLCKC_DI	Setup and hold of D input	1.25/0.15	1.40/0.15	1.63/0.15	1.43/0.00	ns, Min
T_PLLCCK_DEN/ T_PLLCKC_DEN	Setup and hold of D enable	1.76/0.00	1.97/0.00	2.29/0.00	2.40/0.00	ns, Min
T_PLLCCK_DWE/ T_PLLCKC_DWE	Setup and hold of D write enable	1.25/0.15	1.40/0.15	1.63/0.15	1.43/0.00	ns, Min
T_PLLCKO_DRDY	CLK to out of DRDY	0.65	0.72	0.99	0.70	ns, Max
F_DCK	DCLK frequency	200.00	200.00	200.00	100.00	MHz, Max

**Notes:**

1. The PLL does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
2. The static offset is measured between any PLL outputs with identical phase.
3. Values for this parameter are available in the Clocking Wizard.  
See [http://www.xilinx.com/products/intellectual-property/clocking\\_wizard.htm](http://www.xilinx.com/products/intellectual-property/clocking_wizard.htm).
4. Includes global clock buffer.
5. Calculated as  $F_{VCO}/128$  assuming output duty cycle is 50%.

## Device Pin-to-Pin Output Parameter Guidelines

All devices are 100% functionally tested. Values are expressed in nanoseconds unless otherwise noted.

**Table 40: Clock-Capable Clock Input to Output Delay Without MMCM/PLL (Near Clock Region)**

Symbol	Description	Device	Speed Grade			Units
			1.0V		0.9V	
			-3	-2/-2L	-1	
SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>without</i> MMCM/PLL.						
T <sub>ICKOF</sub>	Clock-capable clock input and OUTFF <i>without</i> MMCM/PLL (near clock region)	XC7K70T	4.98	5.49	6.17	7.04
		XC7K160T	5.23	5.77	6.48	7.38
		XC7K325T	5.72	6.31	7.09	8.07
		XC7K355T	5.34	5.87	6.57	7.51
		XC7K410T	5.84	6.44	7.22	8.21
		XC7K420T	5.50	6.04	6.77	7.73
		XC7K480T	5.50	6.04	6.77	7.73

**Notes:**

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

**Table 41: Clock-Capable Clock Input to Output Delay Without MMCM/PLL (Far Clock Region)**

Symbol	Description	Device	Speed Grade			Units
			1.0V		0.9V	
			-3	-2/-2L	-1	
SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>without</i> MMCM/PLL.						
T <sub>ICKOFFAR</sub>	Clock-capable clock input and OUTFF <i>without</i> MMCM/PLL (far clock region)	XC7K70T	5.29	5.83	6.55	7.47
		XC7K160T	5.84	6.45	7.24	8.24
		XC7K325T	6.33	6.99	7.84	8.92
		XC7K355T	5.95	6.55	7.32	8.36
		XC7K410T	6.45	7.12	7.97	9.07
		XC7K420T	6.41	7.06	7.90	9.01
		XC7K480T	6.41	7.06	7.90	9.01

**Notes:**

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

## GTX Transceiver Specifications

### GTX Transceiver DC Input and Output Levels

Table 51 summarizes the DC output specifications of the GTX transceivers in Kintex-7 FPGAs. Consult [UG476: 7 Series FPGAs GTX/GTH Transceiver User Guide](#) for further details.

Table 51: GTX Transceiver DC Specifications

Symbol	DC Parameter	Conditions	Min	Typ	Max	Units
DV <sub>PPOUT</sub>	Differential peak-to-peak output voltage <sup>(1)</sup>	Transmitter output swing is set to maximum setting	–	–	1000	mV
V <sub>CMOUTDC</sub>	DC common mode output voltage.	Equation based	$V_{MGTAVTT} - DV_{PPOUT}/4$		mV	
R <sub>OUT</sub>	Differential output resistance		–	100	–	Ω
T <sub>OSKEW</sub>	Transmitter output pair (TXP and TXN) intra-pair skew		–	2	12	ps
DV <sub>PPIN</sub>	Differential peak-to-peak input voltage (external AC coupled)	>10.3125 Gb/s	150	–	1250	mV
		6.6 Gb/s to 10.3125 Gb/s	150	–	1250	mV
		≤ 6.6 Gb/s	150	–	2000	mV
V <sub>IN</sub>	Absolute input voltage	DC coupled $V_{MGTAVTT} = 1.2V$	-200	–	$V_{MGTAVTT}$	mV
V <sub>CMIN</sub>	Common mode input voltage	DC coupled $V_{MGTAVTT} = 1.2V$	–	2/3 $V_{MGTAVTT}$	–	mV
R <sub>IN</sub>	Differential input resistance		–	100	–	Ω
C <sub>EXT</sub>	Recommended external AC coupling capacitor <sup>(2)</sup>		–	100	–	nF

**Notes:**

1. The output swing and preemphasis levels are programmable using the attributes discussed in [UG476: 7 Series FPGAs GTX/GTH Transceiver User Guide](#) and can result in values lower than reported in this table.
2. Other values can be used as appropriate to conform to specific protocols and standards.




Figure 1: Single-Ended Peak-to-Peak Voltage




Figure 2: Differential Peak-to-Peak Voltage

Table 59: GTX Transceiver Receiver Switching Characteristics

Symbol	Description		Min	Typ	Max	Units
$F_{GTXRX}$	Serial data rate	RX oversampler not enabled	0.500	—	$F_{GTXMAX}$	Gb/s
$T_{RXELECIDLE}$	Time for RXELECIDLE to respond to loss or restoration of data		—	10	—	ns
$RX_{OOBVDP}$	OOB detect threshold peak-to-peak		60	—	150	mV
$RX_{SST}$	Receiver spread-spectrum tracking <sup>(1)</sup>	Modulated @ 33 KHz	-5000	—	0	ppm
$RX_{RL}$	Run length (CID)		—	—	512	UI
$RX_{PPMTOL}$	Data/REFCLK PPM offset tolerance	Bit rates ≤ 6.6 Gb/s	-1250	—	1250	ppm
		Bit rates > 6.6 Gb/s and ≤ 8.0 Gb/s	-700	—	700	ppm
		Bit rates > 8.0 Gb/s	-200	—	200	ppm
<b>SJ Jitter Tolerance<sup>(2)</sup></b>						
$JT_{SJ12.5}$	Sinusoidal Jitter (QPLL) <sup>(3)</sup>	12.5 Gb/s	0.3	—	—	UI
$JT_{SJ11.18}$	Sinusoidal Jitter (QPLL) <sup>(3)</sup>	11.18 Gb/s	0.3	—	—	UI
$JT_{SJ10.32}$	Sinusoidal Jitter (QPLL) <sup>(3)</sup>	10.32 Gb/s	0.3	—	—	UI
$JT_{SJ9.95}$	Sinusoidal Jitter (QPLL) <sup>(3)</sup>	9.95 Gb/s	0.3	—	—	UI
$JT_{SJ9.8}$	Sinusoidal Jitter (QPLL) <sup>(3)</sup>	9.8 Gb/s	0.3	—	—	UI
$JT_{SJ8.0}$	Sinusoidal Jitter (QPLL) <sup>(3)</sup>	8.0 Gb/s	0.44	—	—	UI
$JT_{SJ6.6\_QPLL}$	Sinusoidal Jitter (QPLL) <sup>(3)</sup>	6.6 Gb/s	0.48	—	—	UI
$JT_{SJ6.6\_CPLL}$	Sinusoidal Jitter (CPLL) <sup>(3)</sup>	6.6 Gb/s	0.44	—	—	UI
$JT_{SJ5.0}$	Sinusoidal Jitter (CPLL) <sup>(3)</sup>	5.0 Gb/s	0.44	—	—	UI
$JT_{SJ4.25}$	Sinusoidal Jitter (CPLL) <sup>(3)</sup>	4.25 Gb/s	0.44	—	—	UI
$JT_{SJ3.75}$	Sinusoidal Jitter (CPLL) <sup>(3)</sup>	3.75 Gb/s	0.44	—	—	UI
$JT_{SJ3.2}$	Sinusoidal Jitter (CPLL) <sup>(3)</sup>	3.2 Gb/s <sup>(4)</sup>	0.45	—	—	UI
$JT_{SJ3.2L}$	Sinusoidal Jitter (CPLL) <sup>(3)</sup>	3.2 Gb/s <sup>(5)</sup>	0.45	—	—	UI
$JT_{SJ2.5}$	Sinusoidal Jitter (CPLL) <sup>(3)</sup>	2.5 Gb/s <sup>(6)</sup>	0.5	—	—	UI
$JT_{SJ1.25}$	Sinusoidal Jitter (CPLL) <sup>(3)</sup>	1.25 Gb/s <sup>(7)</sup>	0.5	—	—	UI
$JT_{SJ500}$	Sinusoidal Jitter (CPLL) <sup>(3)</sup>	500 Mb/s	0.4	—	—	UI
<b>SJ Jitter Tolerance with Stressed Eye<sup>(2)</sup></b>						
$JT_{TJSE3.2}$	Total Jitter with Stressed Eye <sup>(8)</sup>	3.2 Gb/s	0.70	—	—	UI
$JT_{TJSE6.6}$		6.6 Gb/s	0.70	—	—	UI
$JT_{SJSE3.2}$	Sinusoidal Jitter with Stressed Eye <sup>(8)</sup>	3.2 Gb/s	0.1	—	—	UI
$JT_{SJSE6.6}$		6.6 Gb/s	0.1	—	—	UI

**Notes:**

1. Using RXOUT\_DIV = 1, 2, and 4.
2. All jitter values are based on a bit error ratio of  $1e^{-12}$ .
3. The frequency of the injected sinusoidal jitter is 10 MHz.
4. CPLL frequency at 3.2 GHz and RXOUT\_DIV = 2.
5. CPLL frequency at 1.6 GHz and RXOUT\_DIV = 1.
6. CPLL frequency at 2.5 GHz and RXOUT\_DIV = 2.
7. CPLL frequency at 2.5 GHz and RXOUT\_DIV = 4.
8. Composite jitter with RX and LPM or DFE mode.

## GTX Transceiver Protocol Jitter Characteristics

For Table 60 through Table 65, the [UG476: 7 Series FPGAs GTX/GTH Transceiver User Guide](#) contains recommended settings for optimal usage of protocol specific characteristics.

**Table 60: Gigabit Ethernet Protocol Characteristics**

Description	Line Rate (Mb/s)	Min	Max	Units
<b>Gigabit Ethernet Transmitter Jitter Generation</b>				
Total transmitter jitter (T_TJ)	1250	–	0.24	UI
<b>Gigabit Ethernet Receiver High Frequency Jitter Tolerance</b>				
Total receiver jitter tolerance	1250	0.749	–	UI

**Table 61: XAUI Protocol Characteristics**

Description	Line Rate (Mb/s)	Min	Max	Units
<b>XAUI Transmitter Jitter Generation</b>				
Total transmitter jitter (T_TJ)	3125	–	0.35	UI
<b>XAUI Receiver High Frequency Jitter Tolerance</b>				
Total receiver jitter tolerance	3125	0.65	–	UI

**Table 62: PCI Express Protocol Characteristics<sup>(1)</sup>**

Standard	Description	Line Rate (Mb/s)	Min	Max	Units	
<b>PCI Express Transmitter Jitter Generation</b>						
PCI Express Gen 1	Total transmitter jitter	2500	–	0.25	UI	
PCI Express Gen 2	Total transmitter jitter	5000	–	0.25	UI	
PCI Express Gen 3 <sup>(2)</sup>	Total transmitter jitter uncorrelated	8000	–	31.25	ps	
	Deterministic transmitter jitter uncorrelated		–	12	ps	
<b>PCI Express Receiver High Frequency Jitter Tolerance</b>						
PCI Express Gen 1	Total receiver jitter tolerance	2500	0.65	–	UI	
PCI Express Gen 2 <sup>(3)</sup>	Receiver inherent timing error	5000	0.40	–	UI	
	Receiver inherent deterministic timing error		0.30	–	UI	
PCI Express Gen 3 <sup>(2)</sup>	Receiver sinusoidal jitter tolerance	0.03 MHz–1.0 MHz	8000	1.00	–	UI
		1.0 MHz–10 MHz		Note 4	–	UI
		10 MHz–100 MHz		0.10	–	UI

### Notes:

1. Tested per card electromechanical (CEM) methodology.
2. PCI-SIG 3.0 certification and compliance test boards are currently not available.
3. Using common REFCLK.
4. Between 1 MHz and 10 MHz the minimum sinusoidal jitter roll-off with a slope of 20dB/decade.

Table 67: XADC Specifications (Cont'd)

Parameter	Symbol	Comments/Conditions	Min	Typ	Max	Units
<b>XADC Reference<sup>(5)</sup></b>						
External Reference	V <sub>REFP</sub>	Externally supplied reference voltage	1.20	1.25	1.30	V
On-Chip Reference		Ground V <sub>REFP</sub> pin to AGND, T <sub>j</sub> = -40°C to 100°C	1.2375	1.25	1.2625	V

**Notes:**

- Offset and gain errors are removed by enabling the XADC automatic gain calibration feature. The values are specified for when this feature is enabled.
- Only specified for new BitGen option XADCEnhancedLinearity = ON.
- See the ADC chapter in [UG480: 7 Series FPGAs XADC User Guide](#) for a detailed description.
- See the Timing chapter in [UG480: 7 Series FPGAs XADC User Guide](#) for a detailed description.
- Any variation in the reference voltage from the nominal V<sub>REFP</sub> = 1.25V and V<sub>REFN</sub> = 0V will result in a deviation from the ideal transfer function. This also impacts the accuracy of the internal sensor measurements (i.e., temperature and power supply). However, for external ratiometric type applications allowing reference to vary by ±4% is permitted. On-chip reference variation is ±1%.

## Configuration Switching Characteristics

Table 68: Configuration Switching Characteristics

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
<b>Power-up Timing Characteristics</b>						
T <sub>PL</sub> <sup>(1)</sup>	Program latency	5	5	5	5	ms, Max
T <sub>POR</sub> <sup>(1)</sup>	Power-on reset (50 ms ramp rate time)	10/50	10/50	10/50	10/50	ms, Min/Max
	Power-on reset (1 ms ramp rate time)	10/35	10/35	10/35	10/35	ms, Min/Max
T <sub>PROGRAM</sub>	Program pulse width	250	250	250	250	ns, Min
<b>CCLK Output (Master Mode)</b>						
T <sub>ICCK</sub>	Master CCLK output delay	150	150	150	150	ns, Min
T <sub>MCCKL</sub>	Master CCLK clock Low time duty cycle	40/60	40/60	40/60	40/60	%, Min/Max
T <sub>MCCKH</sub>	Master CCLK clock High time duty cycle	40/60	40/60	40/60	40/60	%, Min/Max
F <sub>MCCCK</sub>	Master CCLK frequency	100.00	100.00	100.00	70.00	MHz, Max
	Master CCLK frequency for AES encrypted x16	50.00	50.00	50.00	35.00	MHz, Max
F <sub>MCCK_START</sub>	Master CCLK frequency at start of configuration	3.00	3.00	3.00	3.00	MHz, Typ
F <sub>MCCKTOL</sub>	Frequency tolerance, master mode with respect to nominal CCLK	±50	±50	±50	±50	%, Max
<b>CCLK Input (Slave Modes)</b>						
T <sub>SCCKL</sub>	Slave CCLK clock minimum Low time	2.50	2.50	2.50	2.50	ns, Min
T <sub>SCCKH</sub>	Slave CCLK clock minimum High time	2.50	2.50	2.50	2.50	ns, Min
F <sub>SCCK</sub>	Slave CCLK frequency	100.00	100.00	100.00	70.00	MHz, Max
<b>EMCCLK Input (Master Mode)</b>						
T <sub>EMCCKL</sub>	External master CCLK Low time	2.50	2.50	2.50	2.50	ns, Min
T <sub>EMCCKH</sub>	External master CCLK High time	2.50	2.50	2.50	2.50	ns, Min
F <sub>EMCCK</sub>	External master CCLK frequency	100.00	100.00	100.00	70.00	MHz, Max
<b>Internal Configuration Access Port</b>						
F <sub>ICAPCK</sub>	Internal configuration access port (ICAPE2)	100.00	100.00	100.00	70.00	MHz, Max

Table 68: Configuration Switching Characteristics (Cont'd)

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
<b>Master/Slave Serial Mode Programming Switching</b>						
T <sub>DCCCK</sub> /T <sub>CCKD</sub>	DIN Setup/Hold	4.00/0.00	4.00/0.00	4.00/0.00	5.00/0.00	ns, Min
T <sub>CCO</sub>	DOUT clock to out	8.00	8.00	8.00	9.00	ns, Max
<b>SelectMAP Mode Programming Switching</b>						
T <sub>SMDCCCK</sub> /T <sub>SMCCKD</sub>	D[31:00] Setup/Hold	4.00/0.00	4.00/0.00	4.00/0.00	4.50/0.00	ns, Min
T <sub>SMCSCK</sub> /T <sub>SMCCKS</sub>	CSI_B Setup/Hold	4.00/0.00	4.00/0.00	4.00/0.00	5.00/0.00	ns, Min
T <sub>SMWCCK</sub> /T <sub>SMCCKW</sub>	RDWR_B Setup/Hold	10.00/0.00	10.00/0.00	10.00/0.00	12.00/0.00	ns, Min
T <sub>SMCKCSO</sub>	CSO_B clock to out (330 Ω pull-up resistor required)	7.00	7.00	7.00	8.00	ns, Max
T <sub>SMCO</sub>	D[31:00] clock to out in readback	8.00	8.00	8.00	10.00	ns, Max
F <sub>RBCCK</sub>	Readback frequency	100.00	100.00	100.00	70.00	MHz, Max
<b>Boundary-Scan Port Timing Specifications</b>						
T <sub>TAPTCK</sub> /T <sub>TCKTAP</sub>	TMS and TDI Setup/Hold	3.00/2.00	3.00/2.00	3.00/2.00	3.00/2.00	ns, Min
T <sub>TCKTDO</sub>	TCK falling edge to TDO output	7.00	7.00	7.00	8.50	ns, Max
F <sub>TCK</sub>	TCK frequency	66.00	66.00	66.00	50.00	MHz, Max
<b>BPI Master Flash Mode Programming Switching</b>						
T <sub>BPICCO</sub> <sup>(2)</sup>	A[28:00], RS[1:0], FCS_B, FOE_B, FWE_B, ADV_B clock to out	8.50	8.50	8.50	10.00	ns, Max
T <sub>BPIDCC</sub> /T <sub>BPICCD</sub>	D[15:00] Setup/Hold	4.00/0.00	4.00/0.00	4.00/0.00	4.50/0.00	ns, Min
<b>SPI Master Flash Mode Programming Switching</b>						
T <sub>SPIIDCC</sub> /T <sub>SPIICCD</sub>	D[03:00] Setup/Hold	3.00/0.00	3.00/0.00	3.00/0.00	3.00/0.00	ns, Min
T <sub>SPIICCM</sub>	MOSI clock to out	8.00	8.00	8.00	9.00	ns, Max
T <sub>SPIICCFC</sub>	FCS_B clock to out	8.00	8.00	8.00	9.00	ns, Max

**Notes:**

1. To support longer delays in configuration, use the design solutions described in [UG470: 7 Series FPGA Configuration User Guide](#).
2. Only during configuration, the last edge is determined by a weak pull-up/pull-down resistor in the I/O.

## eFUSE Programming Conditions

Table 69 lists the programming conditions specifically for eFUSE. For more information, see [UG470: 7 Series FPGA Configuration User Guide](#).

Table 69: eFUSE Programming Conditions<sup>(1)</sup>

Symbol	Description	Min	Typ	Max	Units
I <sub>FS</sub>	V <sub>CCAUX</sub> supply current	–	–	115	mA
t <sub>j</sub>	Temperature range	15	–	125	°C

**Notes:**

1. The FPGA must not be configured during eFUSE programming.