



Welcome to [E-XFL.COM](http://E-XFL.COM)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### Details

Product Status	Active
Number of LABs/CLBs	37325
Number of Logic Elements/Cells	477760
Total RAM Bits	35205120
Number of I/O	380
Number of Gates	-
Voltage - Supply	0.87V ~ 0.93V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 100°C (Tj)
Package / Case	900-BBGA, FCBGA
Supplier Device Package	901-FCBGA (31x31)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/xilinx/xc7k480t-l2ffg901e">https://www.e-xfl.com/product-detail/xilinx/xc7k480t-l2ffg901e</a>

Table 2: Recommended Operating Conditions (1) (Cont'd)

Symbol	Description	Min	Typ	Max	Units
$V_{MGTAVTTRCAL}$ (8)	Analog supply voltage for the resistor calibration circuit of the GTX transceiver column	1.17	1.2	1.23	V
<b>XADC</b>					
$V_{CCADC}$	XADC supply relative to GNDADC	1.71	1.80	1.89	V
$V_{REFP}$	Externally supplied reference voltage	1.20	1.25	1.30	V
<b>Temperature</b>					
$T_j$	Junction temperature operating range for commercial (C) temperature devices	0	–	85	°C
	Junction temperature operating range for extended (E) temperature devices	0	–	100	°C
	Junction temperature operating range for industrial (I) temperature devices	–40	–	100	°C

**Notes:**

1. All voltages are relative to ground.
2.  $V_{CCINT}$  and  $V_{CCBRAM}$  should be connected to the same supply.
3. Configuration data is retained even if  $V_{CCO}$  drops to 0V.
4. Includes  $V_{CCO}$  of 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V.
5. The lower absolute voltage specification always applies.
6. A total of 200 mA per bank should not be exceeded.
7.  $V_{CCBATT}$  is required only when using bitstream encryption. If battery is not used, connect  $V_{CCBATT}$  to either ground or  $V_{CCAUX}$ .
8. Each voltage listed requires the filter circuit described in [UG476: 7 Series FPGAs GTX/GTH Transceiver User Guide](#).
9. For data rates  $\leq 10.3125$  Gb/s,  $V_{MGTAVCC}$  should be  $1.0V \pm 3\%$  for lower power consumption.
10. For lower power consumption,  $V_{MGTAVCC}$  should be  $1.0V \pm 3\%$  over the entire CPLL frequency range.

Table 3: DC Characteristics Over Recommended Operating Conditions

Symbol	Description	Min	Typ	Max	Units
$V_{DRINT}$	Data retention $V_{CCINT}$ voltage (below which configuration data might be lost)	0.75	–	–	V
$V_{DRI}$	Data retention $V_{CCAUX}$ voltage (below which configuration data might be lost)	1.5	–	–	V
$I_{REF}$	$V_{REF}$ leakage current per pin	–	–	15	μA
$I_L$	Input or output leakage current per pin (sample-tested)	–	–	15	μA
$C_{IN}$ (2)	Die input capacitance at the pad	–	–	8	pF
$I_{RPU}$	Pad pull-up (when selected) @ $V_{IN} = 0V$ , $V_{CCO} = 3.3V$	90	–	330	μA
	Pad pull-up (when selected) @ $V_{IN} = 0V$ , $V_{CCO} = 2.5V$	68	–	250	μA
	Pad pull-up (when selected) @ $V_{IN} = 0V$ , $V_{CCO} = 1.8V$	34	–	220	μA
	Pad pull-up (when selected) @ $V_{IN} = 0V$ , $V_{CCO} = 1.5V$	23	–	150	μA
	Pad pull-up (when selected) @ $V_{IN} = 0V$ , $V_{CCO} = 1.2V$	12	–	120	μA
$I_{RPD}$	Pad pull-down (when selected) @ $V_{IN} = 3.3V$	68	–	330	μA
	Pad pull-down (when selected) @ $V_{IN} = 1.8V$	45	–	180	μA
$I_{CCADC}$	Analog supply current, analog circuits in powered up state	–	–	25	mA
$I_{BATT}$ (3)	Battery supply current	–	–	150	nA

**Table 3: DC Characteristics Over Recommended Operating Conditions (Cont'd)**

Symbol	Description	Min	Typ <sup>(1)</sup>	Max	Units
R <sub>IN_TERM</sub> <sup>(4)</sup>	Thevenin equivalent resistance of programmable input termination to V <sub>CCO</sub> /2 (UNTUNED_SPLIT_40) for commercial (C), industrial (I), and extended (E) temperature devices	28	40	55	Ω
	Thevenin equivalent resistance of programmable input termination to V <sub>CCO</sub> /2 (UNTUNED_SPLIT_50) for commercial (C), industrial (I), and extended (E) temperature devices	35	50	65	Ω
	Thevenin equivalent resistance of programmable input termination to V <sub>CCO</sub> /2 (UNTUNED_SPLIT_60) for commercial (C), industrial (I), and extended (E) temperature devices	44	60	83	Ω
n	Temperature diode ideality factor	—	1.010	—	—
r	Temperature diode series resistance	—	2	—	Ω

**Notes:**

1. Typical values are specified at nominal voltage, 25°C.
2. This measurement represents the die capacitance at the pad, not including the package.
3. Maximum value specified for worst case process at 25°C.
4. Termination resistance to a V<sub>CCO</sub>/2 level.

**Table 4: Maximum Allowed AC Voltage Overshoot and Undershoot for 3.3V HR I/O Banks<sup>(1)</sup>**

AC Voltage Overshoot	% of UI @-40°C to 100°C	AC Voltage Undershoot	% of UI @-40°C to 100°C
V <sub>CCO</sub> + 0.40	100	-0.40	100
V <sub>CCO</sub> + 0.45	100	-0.45	61.7
V <sub>CCO</sub> + 0.50	100	-0.50	25.8
V <sub>CCO</sub> + 0.55	100	-0.55	11.0
V <sub>CCO</sub> + 0.60	46.6	-0.60	4.77
V <sub>CCO</sub> + 0.65	21.2	-0.65	2.10
V <sub>CCO</sub> + 0.70	9.75	-0.70	0.94
V <sub>CCO</sub> + 0.75	4.55	-0.75	0.43
V <sub>CCO</sub> + 0.80	2.15	-0.80	0.20
V <sub>CCO</sub> + 0.85	1.02	-0.85	0.09
V <sub>CCO</sub> + 0.90	0.49	-0.90	0.04
V <sub>CCO</sub> + 0.95	0.24	-0.95	0.02

**Notes:**

1. A total of 200 mA per bank should not be exceeded.

**Table 5: Maximum Allowed AC Voltage Overshoot and Undershoot for 1.8V HP I/O Banks<sup>(1)(2)</sup>**

AC Voltage Overshoot	% of UI @-40°C to 100°C	AC Voltage Undershoot	% of UI @-40°C to 100°C
V <sub>CCO</sub> + 0.40	100	-0.40	100
V <sub>CCO</sub> + 0.45	100	-0.45	100
V <sub>CCO</sub> + 0.50	100	-0.50	100
V <sub>CCO</sub> + 0.55	100	-0.55	100
V <sub>CCO</sub> + 0.60	50.0	-0.60	50.0
V <sub>CCO</sub> + 0.65	50.0	-0.65	50.0
V <sub>CCO</sub> + 0.70	47.0	-0.70	50.0
V <sub>CCO</sub> + 0.75	21.2	-0.75	50.0

**Table 7** shows the minimum current, in addition to  $I_{CCQ}$ , that are required by Kintex-7 devices for proper power-on and configuration. If the current minimums shown in **Table 6** and **Table 7** are met, the device powers on after all five supplies have passed through their power-on reset threshold voltages. The FPGA must not be configured until after  $V_{CCINT}$  is applied.

Once initialized and configured, use the XPower tools to estimate current drain on these supplies.

**Table 7: Power-On Current for Kintex-7 Devices**

Device	$I_{CCINTMIN}$	$I_{CCAUXMIN}$	$I_{CCOMIN}$	$I_{CCAUX\_IOMIN}$	$I_{CCBRAMMIN}$	Units
	Typ <sup>(1)</sup>	Typ <sup>(1)</sup>	Typ <sup>(1)</sup>	Typ <sup>(1)</sup>	Typ <sup>(1)</sup>	
XC7K70T	$I_{CCINTQ} + 450$	$I_{CCAUXQ} + 40$	$I_{CCOQ} + 40 \text{ mA per bank}$	$I_{CCOAUXIOQ} + 40 \text{ mA per bank}$	$I_{CCBRAMQ} + 40$	mA
XC7K160T	$I_{CCINTQ} + 550$	$I_{CCAUXQ} + 50$	$I_{CCOQ} + 40 \text{ mA per bank}$	$I_{CCOAUXIOQ} + 40 \text{ mA per bank}$	$I_{CCBRAMQ} + 40$	mA
XC7K325T	$I_{CCINTQ} + 600$	$I_{CCAUXQ} + 80$	$I_{CCOQ} + 40 \text{ mA per bank}$	$I_{CCOAUXIOQ} + 40 \text{ mA per bank}$	$I_{CCBRAMQ} + 40$	mA
XC7K355T	$I_{CCINTQ} + 1450$	$I_{CCAUXQ} + 109$	$I_{CCOQ} + 40 \text{ mA per bank}$	$I_{CCOAUXIOQ} + 40 \text{ mA per bank}$	$I_{CCBRAMQ} + 81$	mA
XC7K410T	$I_{CCINTQ} + 1500$	$I_{CCAUXQ} + 125$	$I_{CCOQ} + 40 \text{ mA per bank}$	$I_{CCOAUXIOQ} + 40 \text{ mA per bank}$	$I_{CCBRAMQ} + 90$	mA
XC7K420T	$I_{CCINTQ} + 2200$	$I_{CCAUXQ} + 180$	$I_{CCOQ} + 40 \text{ mA per bank}$	$I_{CCOAUXIOQ} + 40 \text{ mA per bank}$	$I_{CCBRAMQ} + 108$	mA
XC7K480T	$I_{CCINTQ} + 2200$	$I_{CCAUXQ} + 180$	$I_{CCOQ} + 40 \text{ mA per bank}$	$I_{CCOAUXIOQ} + 40 \text{ mA per bank}$	$I_{CCBRAMQ} + 108$	mA

**Notes:**

1. Typical values are specified at nominal voltage, 25°C.
2. Use the XPower Estimator (XPE) spreadsheet tool (download at <http://www.xilinx.com/power>) to calculate maximum power-on currents.

**Table 8: Power Supply Ramp Time**

Symbol	Description	Conditions	Min	Max	Units
$T_{VCCINT}$	Ramp time from GND to 90% of $V_{CCINT}$		0.2	50	ms
$T_{VCCO}$	Ramp time from GND to 90% of $V_{CCO}$		0.2	50	ms
$T_{VCCAUX}$	Ramp time from GND to 90% of $V_{CCAUX}$		0.2	50	ms
$T_{VCCAUX\_IO}$	Ramp time from GND to 90% of $V_{CCAUX\_IO}$		0.2	50	ms
$T_{CCBRAM}$	Ramp time from GND to 90% of $V_{CCBRAM}$		0.2	50	ms
$T_{VCCO2VCCAUX}$	Allowed time per power cycle for $V_{CCO} - V_{CCAUX} > 2.625\text{V}$	$T_J = 100^\circ\text{C}^{(1)}$	–	500	ms
		$T_J = 85^\circ\text{C}^{(1)}$	–	800	
$T_{MGTAVCC}$	Ramp time from GND to 90% of $V_{MGTAVCC}$		0.2	50	ms
$T_{MGTAVTT}$	Ramp time from GND to 90% of $V_{MGTAVTT}$		0.2	50	ms
$T_{MGTVCCAUX}$	Ramp time from GND to 90% of $V_{MGTVCCAUX}$		0.2	50	ms

**Notes:**

1. Based on 240,000 power cycles with nominal  $V_{CCO}$  of 3.3V or 36,500 power cycles with a worst case  $V_{CCO}$  of 3.465V.

Table 10: Differential SelectIO DC Input and Output Levels

I/O Standard	V <sub>ICM</sub> <sup>(1)</sup>			V <sub>ID</sub> <sup>(2)</sup>			V <sub>OCM</sub> <sup>(3)</sup>			V <sub>OD</sub> <sup>(4)</sup>		
	V, Min	V, Typ	V, Max	V, Min	V, Typ	V, Max	V, Min	V, Typ	V, Max	V, Min	V, Typ	V, Max
BLVDS_25	0.300	1.200	1.425	0.100	—	—	—	1.250	—	Note 5		
MINI_LVDS_25	0.300	1.200	V <sub>CCAUX</sub>	0.200	0.400	0.600	1.000	1.200	1.400	0.300	0.450	0.600
PPDS_25	0.200	0.900	V <sub>CCAUX</sub>	0.100	0.250	0.400	0.500	0.950	1.400	0.100	0.250	0.400
RSDS_25	0.300	0.900	1.500	0.100	0.350	0.600	1.000	1.200	1.400	0.100	0.350	0.600
TMDS_33	2.700	2.965	3.230	0.150	0.675	1.200	V <sub>CCO</sub> –0.405	V <sub>CCO</sub> –0.300	V <sub>CCO</sub> –0.190	0.400	0.600	0.800

**Notes:**

1. V<sub>ICM</sub> is the input common mode voltage.
2. V<sub>ID</sub> is the input differential voltage (Q –  $\bar{Q}$ ).
3. V<sub>OCM</sub> is the output common mode voltage.
4. V<sub>OD</sub> is the output differential voltage (Q –  $\bar{Q}$ ).
5. V<sub>OD</sub> for BLVDS will vary significantly depending on topology and loading.
6. LVDS\_25 is specified in Table 12.
7. LVDS is specified in Table 13.

Table 11: Complementary Differential SelectIO DC Input and Output Levels

I/O Standard	V <sub>ICM</sub> <sup>(1)</sup>			V <sub>ID</sub> <sup>(2)</sup>			V <sub>OL</sub> <sup>(3)</sup>		V <sub>OH</sub> <sup>(4)</sup>		I <sub>OL</sub>		I <sub>OH</sub>
	V, Min	V, Typ	V, Max	V, Min	V, Max	V, Max	V, Min	mA, Max	mA, Min	V, Min	mA, Max	mA, Min	
DIFF_HSTL_I	0.300	0.750	1.125	0.100	—	0.400	V <sub>CCO</sub> –0.400	8.00	—8.00				
DIFF_HSTL_I_18	0.300	0.900	1.425	0.100	—	0.400	V <sub>CCO</sub> –0.400	8.00	—8.00				
DIFF_HSTL_II	0.300	0.750	1.125	0.100	—	0.400	V <sub>CCO</sub> –0.400	16.00	—16.00				
DIFF_HSTL_II_18	0.300	0.900	1.425	0.100	—	0.400	V <sub>CCO</sub> –0.400	16.00	—16.00				
DIFF_HSUL_12	0.300	0.600	0.850	0.100	—	20% V <sub>CCO</sub>	80% V <sub>CCO</sub>	0.100	—0.100				
DIFF_MOBILE_DDR	0.300	0.900	1.425	0.100	—	10% V <sub>CCO</sub>	90% V <sub>CCO</sub>	0.100	—0.100				
DIFF_SSTL12	0.300	0.600	0.850	0.100	—	(V <sub>CCO</sub> /2) – 0.150	(V <sub>CCO</sub> /2) + 0.150	14.25	—14.25				
DIFF_SSTL135	0.300	0.675	1.000	0.100	—	(V <sub>CCO</sub> /2) – 0.150	(V <sub>CCO</sub> /2) + 0.150	13.0	—13.0				
DIFF_SSTL135_R	0.300	0.675	1.000	0.100	—	(V <sub>CCO</sub> /2) – 0.150	(V <sub>CCO</sub> /2) + 0.150	8.9	—8.9				
DIFF_SSTL15	0.300	0.750	1.125	0.100	—	(V <sub>CCO</sub> /2) – 0.175	(V <sub>CCO</sub> /2) + 0.175	13.0	—13.0				
DIFF_SSTL15_R	0.300	0.750	1.125	0.100	—	(V <sub>CCO</sub> /2) – 0.175	(V <sub>CCO</sub> /2) + 0.175	8.9	—8.9				
DIFF_SSTL18_I	0.300	0.900	1.425	0.100	—	(V <sub>CCO</sub> /2) – 0.470	(V <sub>CCO</sub> /2) + 0.470	8.00	—8.00				
DIFF_SSTL18_II	0.300	0.900	1.425	0.100	—	(V <sub>CCO</sub> /2) – 0.600	(V <sub>CCO</sub> /2) + 0.600	13.4	—13.4				

**Notes:**

1. V<sub>ICM</sub> is the input common mode voltage.
2. V<sub>ID</sub> is the input differential voltage (Q –  $\bar{Q}$ ).
3. V<sub>OL</sub> is the single-ended low-output voltage.
4. V<sub>OH</sub> is the single-ended high-output voltage.

Table 18: Maximum Physical Interface (PHY) Rate for Memory Interfaces (FBG Packages)<sup>(1)(2)</sup>

Memory Standard	I/O Bank Type	V <sub>CCAUX_IO</sub> <sup>(3)</sup>	Speed Grade				Units
			1.0V		0.9V		
			-3	-2/-2L	-1	-2L	
<b>4:1 Memory Controllers</b>							
DDR3	HP	N/A	1333	1066	800	800	Mb/s
	HR	N/A	1066	800	800	800	Mb/s
DDR3L	HP	N/A	1066	800	667	667	Mb/s
	HR	N/A	800	800	667	667	Mb/s
DDR2	HP	N/A	800	800	800	800	Mb/s
	HR	N/A	800	667	667	667	Mb/s
RLDRAM III <sup>(4)</sup>	HP	N/A	550	500	450	450	MHz
	HR	N/A			N/A		
<b>2:1 Memory Controllers</b>							
DDR3	HP	N/A	1066	1066	800	800	Mb/s
	HR	N/A	1066	800	800	800	Mb/s
DDR3L	HP	N/A	1066	800	667	667	Mb/s
	HR	N/A	800	800	667	667	Mb/s
DDR2	HP	N/A	800	800	800	800	Mb/s
	HR	N/A	800	667	667	667	Mb/s
QDR II+ <sup>(5)</sup>	HP	N/A	550	500	450	450	MHz
	HR	N/A	450	400	350	350	MHz
RLDRAM II	HP	N/A	533	500	450	450	MHz
	HR	N/A					
LPDDR2 <sup>(4)</sup>	HP	N/A	667	667	667	667	Mb/s
	HR	N/A	667	667	533	533	Mb/s

**Notes:**

1. V<sub>REF</sub> tracking is required. For more information, see [UG586, 7 Series FPGAs Memory Interface Solutions User Guide](#).
2. When using the internal V<sub>REF</sub> the maximum data rate is 800 Mb/s (400 MHz).
3. FBG packages do not have separate V<sub>CCAUX\_IO</sub> supply pins to adjust the pre-driver voltage of the HP I/O banks.
4. RLDRAM III (BL = 4, BL = 8) and LPDDR2 specifications have not been validated with memory IP.
5. The maximum QDRII+ performance specifications are for burst-length 4 (BL = 4) implementations. Burst length 2 (BL = 2) implementations are limited to 333 MHz for all speed grades and I/O bank types.

Table 19: 3.3V IOB High Range (HR) Switching Characteristics (Cont'd)

I/O Standard	T <sub>IOPI</sub>				T <sub>IOOP</sub>				T <sub>IOTP</sub>				Units	
	Speed Grade				Speed Grade				Speed Grade					
	1.0V		0.9V		1.0V		0.9V		1.0V		0.9V			
	-3	-2/-2L	-1	-2L	-3	-2/-2L	-1	-2L	-3	-2/-2L	-1	-2L		
HSTL_I_F	0.61	0.64	0.73	0.79	1.10	1.19	1.23	1.41	1.86	2.05	2.22	1.92	ns	
HSTL_II_F	0.61	0.64	0.73	0.78	1.05	1.18	1.28	1.42	1.81	2.04	2.27	1.94	ns	
HSTL_I_18_F	0.64	0.67	0.76	0.79	1.05	1.18	1.28	1.44	1.81	2.04	2.27	1.95	ns	
HSTL_II_18_F	0.64	0.67	0.76	0.79	1.03	1.14	1.23	1.42	1.79	2.00	2.22	1.94	ns	
DIFF_HSTL_I_F	0.63	0.67	0.77	0.78	1.09	1.18	1.22	1.48	1.85	2.04	2.21	2.00	ns	
DIFF_HSTL_II_F	0.63	0.67	0.77	0.79	1.02	1.11	1.14	1.48	1.78	1.97	2.13	2.00	ns	
DIFF_HSTL_I_18_F	0.65	0.69	0.78	0.79	1.08	1.17	1.21	1.48	1.84	2.03	2.20	2.00	ns	
DIFF_HSTL_II_18_F	0.65	0.69	0.78	0.81	1.01	1.10	1.13	1.48	1.77	1.96	2.12	2.00	ns	
LVCMOS33_S4	1.31	1.40	1.60	1.54	5.23	5.61	6.09	4.13	5.99	6.47	7.08	4.64	ns	
LVCMOS33_S8	1.31	1.40	1.60	1.54	4.46	4.85	5.33	3.84	5.22	5.71	6.32	4.36	ns	
LVCMOS33_S12	1.31	1.40	1.60	1.54	3.46	3.89	4.42	3.41	4.22	4.75	5.41	3.92	ns	
LVCMOS33_S16	1.31	1.40	1.60	1.54	3.06	3.43	3.88	3.72	3.82	4.29	4.87	4.23	ns	
LVCMOS33_F4	1.31	1.40	1.60	1.54	4.70	5.01	5.36	3.58	5.46	5.87	6.35	4.09	ns	
LVCMOS33_F8	1.31	1.40	1.60	1.54	3.62	4.04	4.56	3.06	4.38	4.90	5.55	3.58	ns	
LVCMOS33_F12	1.31	1.40	1.60	1.54	2.57	2.85	3.15	2.88	3.33	3.71	4.14	3.39	ns	
LVCMOS33_F16	1.31	1.40	1.60	1.54	2.44	2.69	2.96	2.88	3.20	3.55	3.95	3.39	ns	
LVCMOS25_S4	1.08	1.16	1.32	1.36	4.49	4.80	5.16	3.44	5.25	5.66	6.15	3.95	ns	
LVCMOS25_S8	1.08	1.16	1.32	1.36	3.66	4.04	4.49	3.20	4.42	4.90	5.48	3.72	ns	
LVCMOS25_S12	1.08	1.16	1.32	1.36	2.77	3.10	3.49	2.80	3.53	3.96	4.48	3.31	ns	
LVCMOS25_S16	1.08	1.16	1.32	1.36	3.24	3.62	4.09	3.14	4.00	4.48	5.08	3.66	ns	
LVCMOS25_F4	1.08	1.16	1.32	1.36	3.96	4.31	4.72	3.06	4.72	5.17	5.71	3.58	ns	
LVCMOS25_F8	1.08	1.16	1.32	1.36	2.43	2.87	3.42	2.50	3.19	3.73	4.41	3.02	ns	
LVCMOS25_F12	1.08	1.16	1.32	1.36	2.23	2.63	3.13	2.48	2.99	3.49	4.12	3.00	ns	
LVCMOS25_F16	1.08	1.16	1.32	1.36	1.92	2.17	2.45	2.33	2.68	3.03	3.44	2.84	ns	
LVCMOS18_S4	0.64	0.66	0.74	0.87	3.24	3.45	3.66	1.91	4.00	4.31	4.65	2.42	ns	
LVCMOS18_S8	0.64	0.66	0.74	0.87	2.58	2.91	3.31	2.50	3.34	3.77	4.30	3.02	ns	
LVCMOS18_S12	0.64	0.66	0.74	0.87	2.58	2.91	3.31	2.50	3.34	3.77	4.30	3.02	ns	
LVCMOS18_S16	0.64	0.66	0.74	0.87	1.82	2.03	2.24	1.84	2.58	2.89	3.23	2.36	ns	
LVCMOS18_S24 <sup>(1)</sup>	0.64	0.66	0.74	0.87	1.74	1.92	2.08	1.92	2.50	2.78	3.07	2.44	ns	
LVCMOS18_F4	0.64	0.66	0.74	0.87	3.12	3.31	3.49	1.77	3.88	4.17	4.48	2.28	ns	
LVCMOS18_F8	0.64	0.66	0.74	0.87	1.91	2.13	2.36	2.00	2.67	2.99	3.35	2.52	ns	
LVCMOS18_F12	0.64	0.66	0.74	0.87	1.91	2.13	2.36	2.00	2.67	2.99	3.35	2.52	ns	
LVCMOS18_F16	0.64	0.66	0.74	0.87	1.52	1.68	1.81	1.72	2.28	2.54	2.80	2.23	ns	
LVCMOS18_F24 <sup>(1)</sup>	0.64	0.66	0.74	0.87	1.34	1.46	1.55	1.66	2.10	2.32	2.54	2.17	ns	
LVCMOS15_S4	0.66	0.69	0.81	0.90	3.48	3.74	4.03	2.22	4.24	4.60	5.02	2.73	ns	
LVCMOS15_S8	0.66	0.69	0.81	0.90	2.37	2.67	3.01	2.41	3.13	3.53	4.00	2.92	ns	
LVCMOS15_S12	0.66	0.69	0.81	0.90	1.83	2.03	2.23	1.91	2.59	2.89	3.22	2.42	ns	

## CLB Switching Characteristics

Table 28: CLB Switching Characteristics

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
<b>Combinatorial Delays</b>						
T <sub>ILO</sub>	An – Dn LUT address to A	0.05	0.05	0.06	0.07	ns, Max
T <sub>ILO_2</sub>	An – Dn LUT address to AMUX/CMUX	0.15	0.16	0.19	0.22	ns, Max
T <sub>ILO_3</sub>	An – Dn LUT address to BMUX_A	0.24	0.25	0.30	0.37	ns, Max
T <sub>I TO</sub>	An – Dn inputs to A – D Q outputs	0.58	0.61	0.74	0.91	ns, Max
T <sub>AXA</sub>	AX inputs to AMUX output	0.38	0.40	0.49	0.62	ns, Max
T <sub>AXB</sub>	AX inputs to BMUX output	0.40	0.42	0.52	0.66	ns, Max
T <sub>AXC</sub>	AX inputs to CMUX output	0.39	0.41	0.50	0.62	ns, Max
T <sub>AXD</sub>	AX inputs to DMUX output	0.43	0.44	0.52	0.67	ns, Max
T <sub>BXB</sub>	BX inputs to BMUX output	0.31	0.33	0.40	0.51	ns, Max
T <sub>BXD</sub>	BX inputs to DMUX output	0.38	0.39	0.47	0.62	ns, Max
T <sub>CXC</sub>	CX inputs to CMUX output	0.27	0.28	0.34	0.43	ns, Max
T <sub>CXD</sub>	CX inputs to DMUX output	0.33	0.34	0.41	0.54	ns, Max
T <sub>DXD</sub>	DX inputs to DMUX output	0.32	0.33	0.40	0.52	ns, Max
<b>Sequential Delays</b>						
T <sub>CKO</sub>	Clock to AQ – DQ outputs	0.26	0.27	0.32	0.40	ns, Max
T <sub>SHCKO</sub>	Clock to AMUX – DMUX outputs	0.32	0.32	0.39	0.46	ns, Max
<b>Setup and Hold Times of CLB Flip-Flops Before/After Clock CLK</b>						
T <sub>AS/T<sub>AH</sub></sub>	A <sub>N</sub> – D <sub>N</sub> input to CLK on A – D Flip Flops	0.01/0.12	0.02/0.13	0.03/0.18	0.02/0.18	ns, Min
T <sub>DICK/T<sub>CKDI</sub></sub>	A <sub>X</sub> – D <sub>X</sub> input to CLK on A – D Flip Flops	0.04/0.14	0.04/0.14	0.05/0.20	0.05/0.21	ns, Min
	A <sub>X</sub> – D <sub>X</sub> input through MUXs and/or carry logic to CLK on A – D Flip Flops	0.36/0.10	0.37/0.11	0.46/0.16	0.56/0.15	ns, Min
T <sub>CECK_CLB/</sub> T <sub>CKCE_CLB</sub>	CE input to CLK on A – D Flip Flops	0.19/0.05	0.20/0.05	0.25/0.05	0.24/0.04	ns, Min
T <sub>SRCK/T<sub>CKSR</sub></sub>	SR input to CLK on A – D Flip Flops	0.30/0.05	0.31/0.07	0.37/0.09	0.48/0.05	ns, Min
<b>Set/Reset</b>						
T <sub>SRMIN</sub>	SR input minimum pulse width	0.52	0.78	1.04	0.95	ns, Min
T <sub>RQ</sub>	Delay from SR input to AQ – DQ flip-flops	0.38	0.38	0.46	0.59	ns, Max
T <sub>CEO</sub>	Delay from CE input to AQ – DQ flip-flops	0.34	0.35	0.43	0.54	ns, Max
F <sub>TOG</sub>	Toggle frequency (for export control)	1818	1818	1818	1286	MHz

## CLB Distributed RAM Switching Characteristics (SLICEM Only)

Table 29: CLB Distributed RAM Switching Characteristics

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
<b>Sequential Delays</b>						
T <sub>SHCKO</sub>	Clock to A – B outputs	0.68	0.70	0.85	1.08	ns, Max
T <sub>SHCKO_1</sub>	Clock to AMUX – BMUX outputs	0.91	0.95	1.15	1.44	ns, Max
<b>Setup and Hold Times Before/After Clock CLK</b>						
T <sub>DS_LRAM</sub> /T <sub>DH_LRAM</sub>	A – D inputs to CLK	0.45/0.23	0.45/0.24	0.54/0.27	0.69/0.33	ns, Min
T <sub>AS_LRAM</sub> /T <sub>AH_LRAM</sub>	Address An inputs to clock	0.13/0.50	0.14/0.50	0.17/0.58	0.21/0.63	ns, Min
	Address An inputs through MUXs and/or carry logic to clock	0.40/0.16	0.42/0.17	0.52/0.23	0.63/0.23	ns, Min
T <sub>WS_LRAM</sub> /T <sub>WH_LRAM</sub>	WE input to clock	0.29/0.09	0.30/0.09	0.36/0.09	0.46/0.10	ns, Min
T <sub>CECK_LRAM</sub> / T <sub>CKCE_LRAM</sub>	CE input to CLK	0.29/0.09	0.30/0.09	0.37/0.09	0.47/0.10	ns, Min
<b>Clock CLK</b>						
T <sub>MPW</sub>	Minimum pulse width	0.68	0.77	0.91	1.11	ns, Min
T <sub>MCP</sub>	Minimum clock period	1.35	1.54	1.82	2.22	ns, Min

**Notes:**

1. A Zero "0" Hold Time listing indicates no hold time or a negative hold time.
2. T<sub>SHCKO</sub> also represents the CLK to XMUX output. Refer to TRACE report for the CLK to XMUX path.

## CLB Shift Register Switching Characteristics (SLICEM Only)

Table 30: CLB Shift Register Switching Characteristics

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
<b>Sequential Delays</b>						
T <sub>REG</sub>	Clock to A – D outputs	0.96	0.98	1.20	1.35	ns, Max
T <sub>REG_MUX</sub>	Clock to AMUX – DMUX output	1.19	1.23	1.50	1.72	ns, Max
T <sub>REG_M31</sub>	Clock to DMUX output via M31 output	0.89	0.91	1.10	1.25	ns, Max
<b>Setup and Hold Times Before/After Clock CLK</b>						
T <sub>WS_SHFREG</sub> / T <sub>WH_SHFREG</sub>	WE input	0.26/0.09	0.27/0.09	0.33/0.09	0.41/0.10	ns, Min
T <sub>CECK_SHFREG</sub> / T <sub>CKCE_SHFREG</sub>	CE input to CLK	0.27/0.09	0.28/0.09	0.33/0.09	0.42/0.10	ns, Min
T <sub>DS_SHFREG</sub> / T <sub>DH_SHFREG</sub>	A – D inputs to CLK	0.28/0.26	0.28/0.26	0.33/0.30	0.41/0.36	ns, Min
<b>Clock CLK</b>						
T <sub>MPW_SHFREG</sub>	Minimum pulse width	0.55	0.65	0.78	0.91	ns, Min

**Notes:**

1. A Zero "0" Hold Time listing indicates no hold time or a negative hold time.

## Block RAM and FIFO Switching Characteristics

Table 31: Block RAM and FIFO Switching Characteristics

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
<b>Block RAM and FIFO Clock-to-Out Delays</b>						
T <sub>RCKO_DO</sub> and T <sub>RCKO_DO_REG</sub> <sup>(1)</sup>	Clock CLK to DOUT output (without output register) <sup>(2)(3)</sup>	1.57	1.80	2.08	2.44	ns, Max
	Clock CLK to DOUT output (with output register) <sup>(4)(5)</sup>	0.54	0.63	0.75	0.86	ns, Max
T <sub>RCKO_DO_ECC</sub> and T <sub>RCKO_DO_ECC_REG</sub>	Clock CLK to DOUT output with ECC (without output register) <sup>(2)(3)</sup>	2.35	2.58	3.26	4.49	ns, Max
	Clock CLK to DOUT output with ECC (with output register) <sup>(4)(5)</sup>	0.62	0.69	0.80	0.94	ns, Max
T <sub>RCKO_DO_CASCOUP</sub> and T <sub>RCKO_DO_CASCOUP_REG</sub>	Clock CLK to DOUT output with Cascade (without output register) <sup>(2)</sup>	2.21	2.45	2.80	3.19	ns, Max
	Clock CLK to DOUT output with Cascade (with output register) <sup>(4)</sup>	0.98	1.08	1.24	1.32	ns, Max
T <sub>RCKO_FLAGS</sub>	Clock CLK to FIFO flags outputs <sup>(6)</sup>	0.65	0.74	0.89	0.97	ns, Max
T <sub>RCKO_POINTERS</sub>	Clock CLK to FIFO pointers outputs <sup>(7)</sup>	0.79	0.87	0.98	1.10	ns, Max
T <sub>RCKO_PARITY_ECC</sub>	Clock CLK to ECCPARITY in ECC encode only mode	0.66	0.72	0.80	0.93	ns, Max
T <sub>RCKO_SDBIT_ECC</sub> and T <sub>RCKO_SDBIT_ECC_REG</sub>	Clock CLK to BITERR (without output register)	2.17	2.38	3.01	4.15	ns, Max
	Clock CLK to BITERR (with output register)	0.57	0.65	0.76	0.89	ns, Max
T <sub>RCKO_RDADDR_ECC</sub> and T <sub>RCKO_RDADDR_ECC_REG</sub>	Clock CLK to RDADDR output with ECC (without output register)	0.64	0.74	0.90	0.98	ns, Max
	Clock CLK to RDADDR output with ECC (with output register)	0.71	0.79	0.92	1.10	ns, Max
<b>Setup and Hold Times Before/After Clock CLK</b>						
T <sub>RCKC_ADDRA</sub> /T <sub>RCKC_ADDRA</sub>	ADDR inputs <sup>(8)</sup>	0.38/0.27	0.42/0.28	0.48/0.31	0.65/0.38	ns, Min
T <sub>RDCK_DI_WF_NC</sub> /T <sub>RCKD_DI_WF_NC</sub>	Data input setup/hold time when block RAM is configured in WRITE_FIRST or NO_CHANGE mode <sup>(9)</sup>	0.49/0.51	0.55/0.53	0.63/0.57	0.78/0.64	ns, Min
T <sub>RDCK_DI_RF</sub> /T <sub>RCKD_DI_RF</sub>	Data input setup/hold time when block RAM is configured in READ_FIRST mode <sup>(9)</sup>	0.17/0.25	0.19/0.29	0.21/0.35	0.25/0.32	ns, Min
T <sub>RDCK_DI_ECC</sub> /T <sub>RCKD_DI_ECC</sub>	DIN inputs with block RAM ECC in standard mode <sup>(9)</sup>	0.42/0.37	0.47/0.39	0.53/0.43	0.66/0.46	ns, Min
T <sub>RDCK_DI_ECCW</sub> /T <sub>RCKD_DI_ECCW</sub>	DIN inputs with block RAM ECC encode only <sup>(9)</sup>	0.79/0.37	0.87/0.39	0.99/0.43	1.17/0.41	ns, Min
T <sub>RDCK_DI_ECC_FIFO</sub> /T <sub>RCKD_DI_ECC_FIFO</sub>	DIN inputs with FIFO ECC in standard mode <sup>(9)</sup>	0.89/0.47	0.98/0.50	1.12/0.54	1.32/0.65	ns, Min
T <sub>RCKC_INJECTBITERR</sub> /T <sub>RCKC_INJECTBITERR</sub>	Inject single/double bit error in ECC mode	0.49/0.30	0.55/0.31	0.63/0.34	0.78/0.41	ns, Min
T <sub>RCKC_EN</sub> /T <sub>RCKC_EN</sub>	Block RAM Enable (EN) input	0.30/0.17	0.33/0.18	0.38/0.20	0.48/0.22	ns, Min
T <sub>RCKC_REGCE</sub> /T <sub>RCKC_REGCE</sub>	CE input of output register	0.21/0.13	0.25/0.13	0.31/0.14	0.34/0.16	ns, Min
T <sub>RCKC_RSTREG</sub> /T <sub>RCKC_RSTREG</sub>	Synchronous RSTREG input	0.25/0.06	0.27/0.06	0.29/0.06	0.35/0.06	ns, Min

Table 32: DSP48E1 Switching Characteristics (Cont'd)

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
<b>Setup and Hold Times of the RST Pins</b>						
$T_{DSPDCK\_RSTA; RSTB\_AREG; BREG}/T_{DSPCKD\_RSTA; RSTB\_AREG; BREG}$	{RSTA, RSTB} input to {A, B} register CLK	0.34/ 0.10	0.39/ 0.11	0.47/ 0.13	0.53/ 0.34	ns
$T_{DSPDCK\_RSTC\_CREG}/T_{DSPCKD\_RSTC\_CREG}$	RSTC input to C register CLK	0.06/ 0.22	0.07/ 0.24	0.08/ 0.26	0.08/ 0.31	ns
$T_{DSPDCK\_RSTD\_DREG}/T_{DSPCKD\_RSTD\_DREG}$	RSTD input to D register CLK	0.37/ 0.06	0.42/ 0.06	0.50/ 0.07	0.57/ 0.07	ns
$T_{DSPDCK\_RSTM\_MREG}/T_{DSPCKD\_RSTM\_MREG}$	RSTM input to M register CLK	0.18/ 0.18	0.20/ 0.21	0.23/ 0.24	0.24/ 0.29	ns
$T_{DSPDCK\_RSTP\_PREG}/T_{DSPCKD\_RSTP\_PREG}$	RSTP input to P register CLK	0.24/ 0.01	0.26/ 0.01	0.30/ 0.01	0.37/ 0.00	ns
<b>Combinatorial Delays from Input Pins to Output Pins</b>						
$T_{DSPDO\_A\_CARRYOUT\_MULT}$	A input to CARRYOUT output using multiplier	3.21	3.69	4.39	5.60	ns
$T_{DSPDO\_D\_P\_MULT}$	D input to P output using multiplier	3.15	3.61	4.30	5.44	ns
$T_{DSPDO\_A\_P}$	A input to P output not using multiplier	1.30	1.48	1.76	2.10	ns
$T_{DSPDO\_C\_P}$	C input to P output	1.13	1.30	1.55	1.84	ns
<b>Combinatorial Delays from Input Pins to Cascading Output Pins</b>						
$T_{DSPDO\_A; B\_{ACOUT; BCOUT}}$	{A, B} input to {ACOUT, BCOUT} output	0.47	0.53	0.63	0.75	ns
$T_{DSPDO\_A, B\_CARRYCASOUT\_MULT}$	{A, B} input to CARRYCASOUT output using multiplier	3.44	3.94	4.69	5.96	ns
$T_{DSPDO\_D\_CARRYCASOUT\_MULT}$	D input to CARRYCASOUT output using multiplier	3.36	3.85	4.58	5.77	ns
$T_{DSPDO\_A, B\_CARRYCASOUT}$	{A, B} input to CARRYCASOUT output not using multiplier	1.50	1.72	2.04	2.44	ns
$T_{DSPDO\_C\_CARRYCASOUT}$	C input to CARRYCASOUT output	1.34	1.53	1.83	2.18	ns
<b>Combinatorial Delays from Cascading Input Pins to All Output Pins</b>						
$T_{DSPDO\_ACIN\_P\_MULT}$	ACIN input to P output using multiplier	3.09	3.55	4.24	5.42	ns
$T_{DSPDO\_ACIN\_P}$	ACIN input to P output not using multiplier	1.16	1.33	1.59	2.07	ns
$T_{DSPDO\_ACIN\_ACOUT}$	ACIN input to ACOUT output	0.32	0.37	0.45	0.53	ns
$T_{DSPDO\_ACIN\_CARRYCASOUT\_MULT}$	ACIN input to CARRYCASOUT output using multiplier	3.30	3.79	4.52	5.76	ns
$T_{DSPDO\_ACIN\_CARRYCASOUT}$	ACIN input to CARRYCASOUT output not using multiplier	1.37	1.57	1.87	2.40	ns
$T_{DSPDO\_PCIN\_P}$	PCIN input to P output	0.94	1.08	1.29	1.54	ns
$T_{DSPDO\_PCIN\_CARRYCASOUT}$	PCIN input to CARRYCASOUT output	1.15	1.32	1.57	1.88	ns
<b>Clock to Outs from Output Register Clock to Output Pins</b>						
$T_{DSPCKO\_P\_PREG}$	CLK PREG to P output	0.33	0.35	0.39	0.45	ns
$T_{DSPCKO\_CARRYCASOUT\_PREG}$	CLK PREG to CARRYCASOUT output	0.44	0.50	0.59	0.71	ns

## MMCM Switching Characteristics

Table 38: MMCM Specification

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
MMCM_F <sub>INMAX</sub>	Maximum Input Clock Frequency	1066.00	933.00	800.00	800.00	MHz
MMCM_F <sub>INMIN</sub>	Minimum Input Clock Frequency	10.00	10.00	10.00	10.00	MHz
MMCM_F <sub>INJITTER</sub>	Maximum Input Clock Period Jitter	< 20% of clock input period or 1 ns Max				
MMCM_F <sub>INDUTY</sub>	Allowable Input Duty Cycle: 10—49 MHz	25.00	25.00	25.00	25.00	%
	Allowable Input Duty Cycle: 50—199 MHz	30.00	30.00	30.00	30.00	%
	Allowable Input Duty Cycle: 200—399 MHz	35.00	35.00	35.00	35.00	%
	Allowable Input Duty Cycle: 400—499 MHz	40.00	40.00	40.00	40.00	%
	Allowable Input Duty Cycle: >500 MHz	45.00	45.00	45.00	45.00	%
MMCM_F <sub>MIN_PSCLK</sub>	Minimum Dynamic Phase Shift Clock Frequency	0.01	0.01	0.01	0.01	MHz
MMCM_F <sub>MAX_PSCLK</sub>	Maximum Dynamic Phase Shift Clock Frequency	550.00	500.00	450.00	450.00	MHz
MMCM_F <sub>VCOMIN</sub>	Minimum MMCM VCO Frequency	600.00	600.00	600.00	600.00	MHz
MMCM_F <sub>VCOMAX</sub>	Maximum MMCM VCO Frequency	1600.00	1440.00	1200.00	1200.00	MHz
MMCM_F <sub>BANDWIDTH</sub>	Low MMCM Bandwidth at Typical <sup>(1)</sup>	1.00	1.00	1.00	1.00	MHz
	High MMCM Bandwidth at Typical <sup>(1)</sup>	4.00	4.00	4.00	4.00	MHz
MMCM_T <sub>STATPHAOFFSET</sub>	Static Phase Offset of the MMCM Outputs <sup>(2)</sup>	0.12	0.12	0.12	0.12	ns
MMCM_T <sub>OUTJITTER</sub>	MMCM Output Jitter	Note 3				
MMCM_T <sub>OUTDUTY</sub>	MMCM Output Clock Duty Cycle Precision <sup>(4)</sup>	0.20	0.20	0.20	0.25	ns
MMCM_T <sub>LOCKMAX</sub>	MMCM Maximum Lock Time	100.00	100.00	100.00	100.00	μs
MMCM_F <sub>OUTMAX</sub>	MMCM Maximum Output Frequency	1066.00	933.00	800.00	800.00	MHz
MMCM_F <sub>OUTMIN</sub>	MMCM Minimum Output Frequency <sup>(5)(6)</sup>	4.69	4.69	4.69	4.69	MHz
MMCM_T <sub>EXTFDVAR</sub>	External Clock Feedback Variation	< 20% of clock input period or 1 ns Max				
MMCM_RST <sub>MINPULSE</sub>	Minimum Reset Pulse Width	5.00	5.00	5.00	5.00	ns
MMCM_F <sub>PFDMAX</sub>	Maximum Frequency at the Phase Frequency Detector with Bandwidth Set to High or Optimized	550.00	500.00	450.00	450.00	MHz
	Maximum Frequency at the Phase Frequency Detector with Bandwidth Set to Low	300.00	300.00	300.00	300.00	MHz
MMCM_F <sub>PFDMIN</sub>	Minimum Frequency at the Phase Frequency Detector	10.00	10.00	10.00	10.00	MHz
MMCM_T <sub>FBDELAY</sub>	Maximum Delay in the Feedback Path	3 ns Max or one CLKIN cycle				
<b>MMCM Switching Characteristics Setup and Hold</b>						
T <sub>MMCMDCK_PSEN</sub> /T <sub>MMCMCKD_PSEN</sub>	Setup and Hold of Phase Shift Enable	1.04/0.00	1.04/0.00	1.04/0.00	1.04/0.00	ns
T <sub>MMCMDCK_PSINCDEC</sub> /T <sub>MMCMCKD_PSINCDEC</sub>	Setup and Hold of Phase Shift Increment/Decrement	1.04/0.00	1.04/0.00	1.04/0.00	1.04/0.00	ns
T <sub>MMCMCKO_PSDONE</sub>	Phase Shift Clock-to-Out of PSDONE	0.59	0.68	0.81	0.78	ns
<b>Dynamic Reconfiguration Port (DRP) for MMCM Before and After DCLK</b>						
T <sub>MMCMDCK_DADDR</sub> /T <sub>MMCMCKD_DADDR</sub>	DADDR Setup/Hold	1.25/0.15	1.40/0.15	1.63/0.15	1.43/0.00	ns, Min
T <sub>MMCMDCK_DI</sub> /T <sub>MMCMCKD_DI</sub>	DI Setup/Hold	1.25/0.15	1.40/0.15	1.63/0.15	1.43/0.00	ns, Min

Table 39: PLL Specification (Cont'd)

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
PLL_F_PFDMAX	Maximum Frequency at the Phase Frequency Detector with Bandwidth Set to High or Optimized	550.00	500.00	450.00	450.00	MHz
	Maximum Frequency at the Phase Frequency Detector with Bandwidth Set to Low	300.00	300.00	300.00	300.00	MHz
PLL_F_PFDMIN	Minimum Frequency at the Phase Frequency Detector	19.00	19.00	19.00	19.00	MHz
PLL_T_FBDELAY	Maximum Delay in the Feedback Path	3 ns Max or one CLKIN cycle				
<b>Dynamic Reconfiguration Port (DRP) for PLL Before and After DCLK</b>						
T_PLLCCK_DADDR/ T_PLLCKC_DADDR	Setup and hold of D address	1.25/0.15	1.40/0.15	1.63/0.15	1.43/0.00	ns, Min
T_PLLCCK_DI/ T_PLLCKC_DI	Setup and hold of D input	1.25/0.15	1.40/0.15	1.63/0.15	1.43/0.00	ns, Min
T_PLLCCK_DEN/ T_PLLCKC_DEN	Setup and hold of D enable	1.76/0.00	1.97/0.00	2.29/0.00	2.40/0.00	ns, Min
T_PLLCCK_DWE/ T_PLLCKC_DWE	Setup and hold of D write enable	1.25/0.15	1.40/0.15	1.63/0.15	1.43/0.00	ns, Min
T_PLLCKO_DRDY	CLK to out of DRDY	0.65	0.72	0.99	0.70	ns, Max
F_DCK	DCLK frequency	200.00	200.00	200.00	100.00	MHz, Max

**Notes:**

1. The PLL does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
2. The static offset is measured between any PLL outputs with identical phase.
3. Values for this parameter are available in the Clocking Wizard.  
See [http://www.xilinx.com/products/intellectual-property/clocking\\_wizard.htm](http://www.xilinx.com/products/intellectual-property/clocking_wizard.htm).
4. Includes global clock buffer.
5. Calculated as  $F_{VCO}/128$  assuming output duty cycle is 50%.

## Device Pin-to-Pin Input Parameter Guidelines

All devices are 100% functionally tested. Values are expressed in nanoseconds unless otherwise noted.

**Table 45: Global Clock Input Setup and Hold Without MMCM/PLL with ZHOLD\_DELAY on HR I/O Banks**

Symbol	Description	Device	Speed Grade				Units	
			1.0V		0.9V			
			-3	-2/-2L	-1	-2L		
Input Setup and Hold Time Relative to Global Clock Input Signal for SSTL15 Standard. <sup>(1)</sup>								
$T_{PSFD}/T_{PHFD}$	Full Delay (Legacy Delay or Default Delay) Global Clock Input and IFF <sup>(2)</sup> without MMCM/PLL with ZHOLD_DELAY on HR I/O Banks	XC7K70T	2.83/-0.29	2.95/-0.29	3.15/-0.29	4.96/-0.33	ns	
		XC7K160T	3.17/-0.35	3.29/-0.35	3.55/-0.35	5.54/-0.49	ns	
		XC7K325T	2.83/-0.06	2.94/-0.06	3.15/-0.06	5.18/-0.14	ns	
		XC7K355T	3.26/-0.32	3.41/-0.32	3.67/-0.32	5.84/-0.49	ns	
		XC7K410T	3.43/-0.34	3.59/-0.34	3.88/-0.34	6.21/-0.54	ns	
		XC7K420T	3.37/-0.27	3.48/-0.27	3.76/-0.27	6.00/-0.52	ns	
		XC7K480T	3.37/-0.27	3.48/-0.27	3.76/-0.27	6.00/-0.52	ns	

### Notes:

1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage.
2. IFF = Input Flip-Flop or Latch
3. A Zero "0" Hold Time listing indicates no hold time or a negative hold time.

**Table 46: Clock-Capable Clock Input Setup and Hold With MMCM**

Symbol	Description	Device	Speed Grade				Units	
			1.0V		0.9V			
			-3	-2/-2L	-1	-2L		
Input Setup and Hold Time Relative to Global Clock Input Signal for SSTL15 Standard. <sup>(1)</sup>								
$T_{PSMMCMCC}/T_{PHMMCMCC}$	No Delay clock-capable clock input and IFF <sup>(2)</sup> with MMCM	XC7K70T	2.39/-0.22	2.65/-0.22	2.94/-0.22	2.21/-0.44	ns	
		XC7K160T	2.49/-0.20	2.77/-0.20	3.07/-0.20	2.38/-0.47	ns	
		XC7K325T	2.55/-0.16	2.85/-0.16	3.14/-0.16	2.60/-0.47	ns	
		XC7K355T	2.43/-0.16	2.73/-0.16	3.00/-0.16	2.47/-0.43	ns	
		XC7K410T	2.55/-0.16	2.84/-0.16	3.14/-0.16	2.58/-0.47	ns	
		XC7K420T	2.47/-0.09	2.73/-0.09	3.02/-0.09	2.40/-0.41	ns	
		XC7K480T	2.47/-0.09	2.73/-0.09	3.02/-0.09	2.40/-0.41	ns	

### Notes:

1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage.
2. IFF = Input Flip-Flop or Latch
3. Use IBIS to determine any duty-cycle distortion incurred using various standards.

## Additional Package Parameter Guidelines

The parameters in this section provide the necessary values for calculating timing budgets for Kintex-7 FPGA clock transmitter and receiver data-valid windows.

*Table 50: Package Skew*

Symbol	Description	Device	Package	Value	Units
$T_{PKGSKEW}$	Package Skew <sup>(1)</sup>	XC7K70T	FBG484	108	ps
			FBG676	135	ps
		XC7K160T	FBG484	118	ps
			FBG676	136	ps
			FFG676	161	ps
		XC7K325T	FBG676	146	ps
			FFG676	154	ps
			FBG900	163	ps
			FFG900	161	ps
		XC7K355T	FFG901	149	ps
		XC7K410T	FBG676	165	ps
			FFG676	168	ps
			FBG900	151	ps
			FFG900	146	ps
		XC7K420T	FFG901	149	ps
			FFG1156	145	ps
		XC7K480T	FFG901	149	ps
			FFG1156	145	ps

**Notes:**

1. These values represent the worst-case skew between any two SelectIO resources in the package: shortest delay to longest delay from die pad to ball.
2. Package delay information is available for these device/package combinations. This information can be used to deskew the package.

**Table 52** summarizes the DC specifications of the clock input of the GTX transceiver. Consult [UG476: 7 Series FPGAs GTX/GTH Transceiver User Guide](#) for further details.

**Table 52: GTX Transceiver Clock DC Input Level Specification**

Symbol	DC Parameter	Min	Typ	Max	Units
V <sub>IDIFF</sub>	Differential peak-to-peak input voltage	250	—	2000	mV
R <sub>IN</sub>	Differential input resistance	—	100	—	Ω
C <sub>EXT</sub>	Required external AC coupling capacitor	—	100	—	nF

## GTX Transceiver Switching Characteristics

Consult [UG476: 7 Series FPGAs GTX/GTH Transceiver User Guide](#) for further information.

**Table 53: GTX Transceiver Performance**

Symbol	Description	Output Divider	Speed Grade								Units	
			1.0V				0.9V					
			-3		-2/-2L		-1 <sup>(1)</sup>		-2L <sup>(2)</sup>			
			Package Type									
			FF	FB	FF	FB	FF	FB	FF	FB		
F <sub>GTXMAX</sub> <sup>(3)</sup>	Maximum GTX transceiver data rate		12.5	6.6	10.3125	6.6	8.0	6.6	6.6	6.6	Gb/s	
F <sub>GTXMIN</sub> <sup>(3)</sup>	Minimum GTX transceiver data rate		0.500	0.500	0.500	0.500	0.500	0.500	0.500	0.500	Gb/s	
F <sub>GTXCRANGE</sub>	CPLL line rate range	1	3.2–6.6								Gb/s	
		2	1.6–3.3								Gb/s	
		4	0.8–1.65								Gb/s	
		8	0.5–0.825								Gb/s	
		16	N/A								Gb/s	
F <sub>GTXQRANGE1</sub>	QPLL line rate range 1	1	5.93–8.0	5.93–6.6	5.93–8.0	5.93–6.6	5.93–8.0	5.93–6.6	5.93–6.6		Gb/s	
		2	2.965–4.0		2.965–4.0		2.965–4.0		2.965–3.3		Gb/s	
		4	1.4825–2.0		1.4825–2.0		1.4825–2.0		1.4825–1.65		Gb/s	
		8	0.74125–1.0		0.74125–1.0		0.74125–1.0		0.74125–0.825		Gb/s	
		16	N/A		N/A		N/A		N/A		Gb/s	
F <sub>GTXQRANGE2</sub>	QPLL line rate range 2 <sup>(4)</sup>	1	9.8–12.5	N/A	9.8–10.3125	N/A	N/A		N/A		Gb/s	
		2	4.9–6.25		4.9–5.15625		N/A		N/A		Gb/s	
		4	2.45–3.125		2.45–2.578125		N/A		N/A		Gb/s	
		8	1.225–1.5625		1.225–1.2890625		N/A		N/A		Gb/s	
		16	0.6125–0.78125		0.6125–0.64453125		N/A		N/A		Gb/s	
F <sub>GCPLLRANGE</sub>	GTX transceiver CPLL frequency range		1.6–3.3		1.6–3.3		1.6–3.3		1.6–3.3		GHz	
F <sub>GQPLLRANGE1</sub>	GTX transceiver QPLL frequency range 1		5.93–8.0		5.93–8.0		5.93–8.0		5.93–6.6		GHz	

Table 56: GTX Transceiver PLL /Lock Time Adaptation

Symbol	Description	Conditions	All Speed Grades			Units
			Min	Typ	Max	
T <sub>LOCK</sub>	Initial PLL lock		—	—	1	ms
T <sub>DLOCK</sub>	Clock recovery phase acquisition and adaptation time for decision feedback equalizer (DFE).	After the PLL is locked to the reference clock, this is the time it takes to lock the clock data recovery (CDR) to the data present at the input.	—	50,000	37 x10 <sup>6</sup>	UI
	Clock recovery phase acquisition and adaptation time for low-power mode (LPM) when the DFE is disabled.		—	50,000	2.3 x10 <sup>6</sup>	UI

Table 57: GTX Transceiver User Clock Switching Characteristics<sup>(1)(2)</sup>

Symbol	Description	Conditions	Speed Grade				Units	
			1.0V		0.9V			
			-3 <sup>(3)</sup>	-2/-2L <sup>(3)</sup>	-1 <sup>(4)</sup>	-2L <sup>(5)</sup>		
F <sub>TXOUT</sub>	TXOUTCLK maximum frequency		412.54	412.54	312.50	237.53	MHz	
F <sub>RXOUT</sub>	RXOUTCLK maximum frequency		412.54	412.54	312.50	237.53	MHz	
F <sub>TXIN</sub>	TXUSRCLK maximum frequency	16-bit data path	412.54	412.54	312.50	237.53	MHz	
		32-bit data path	391.08	322.37	250.00	206.27	MHz	
F <sub>RXIN</sub>	RXUSRCLK maximum frequency	16-bit data path	412.54	412.54	312.50	237.53	MHz	
		32-bit data path	391.08	322.37	250.00	206.27	MHz	
F <sub>TXIN2</sub>	TXUSRCLK2 maximum frequency	16-bit data path	412.54	412.54	312.50	237.53	MHz	
		32-bit data path	391.08	322.37	250.00	206.27	MHz	
		64-bit data path	195.54	161.19	125.00	103.14	MHz	
F <sub>RXIN2</sub>	RXUSRCLK2 maximum frequency	16-bit data path	412.54	412.54	312.50	237.53	MHz	
		32-bit data path	391.08	322.37	250.00	206.27	MHz	
		64-bit data path	195.54	161.19	125.00	103.14	MHz	

**Notes:**

1. Clocking must be implemented as described in [UG476: 7 Series FPGAs GTX/GTH Transceiver User Guide](#).
2. These frequencies are not supported for all possible transceiver configurations.
3. For speed grades -3, -2, -2L (1.0V), a 16-bit data path can only be used for speeds less than 6.6 Gb/s.
4. For speed grade -1, a 16-bit data path can only be used for speeds less than 5.0 Gb/s.
5. For speed grade -2L (0.9V), a 16-bit data path can only be used for speeds less than 3.8 Gb/s.

Table 58: GTX Transceiver Transmitter Switching Characteristics

Symbol	Description	Condition	Min	Typ	Max	Units
F <sub>GTXTX</sub>	Serial data rate range		0.500	—	F <sub>GTXMAX</sub>	Gb/s
T <sub>RTX</sub>	TX Rise time	20%–80%	—	40	—	ps
T <sub>FTX</sub>	TX Fall time	80%–20%	—	40	—	ps
T <sub>LLSKEW</sub>	TX lane-to-lane skew <sup>(1)</sup>		—	—	500	ps
V <sub>TXOOBVDP</sub>	Electrical idle amplitude		—	—	15	mV
T <sub>TXOOBTTRANSITION</sub>	Electrical idle transition time		—	—	140	ns
TJ <sub>12.5</sub>	Total Jitter <sup>(2)(4)</sup>	12.5 Gb/s	—	—	0.28	UI
DJ <sub>12.5</sub>	Deterministic Jitter <sup>(2)(4)</sup>		—	—	0.17	UI
TJ <sub>11.18</sub>	Total Jitter <sup>(2)(4)</sup>	11.18 Gb/s	—	—	0.28	UI
DJ <sub>11.18</sub>	Deterministic Jitter <sup>(2)(4)</sup>		—	—	0.17	UI

Table 59: GTX Transceiver Receiver Switching Characteristics

Symbol	Description		Min	Typ	Max	Units
$F_{GTXRX}$	Serial data rate	RX oversampler not enabled	0.500	—	$F_{GTXMAX}$	Gb/s
$T_{RXELECIDLE}$	Time for RXELECIDLE to respond to loss or restoration of data		—	10	—	ns
$RX_{OOBVDP}$	OOB detect threshold peak-to-peak		60	—	150	mV
$RX_{SST}$	Receiver spread-spectrum tracking <sup>(1)</sup>	Modulated @ 33 KHz	-5000	—	0	ppm
$RX_{RL}$	Run length (CID)		—	—	512	UI
$RX_{PPMTOL}$	Data/REFCLK PPM offset tolerance	Bit rates ≤ 6.6 Gb/s	-1250	—	1250	ppm
		Bit rates > 6.6 Gb/s and ≤ 8.0 Gb/s	-700	—	700	ppm
		Bit rates > 8.0 Gb/s	-200	—	200	ppm
<b>SJ Jitter Tolerance<sup>(2)</sup></b>						
$JT_{SJ12.5}$	Sinusoidal Jitter (QPLL) <sup>(3)</sup>	12.5 Gb/s	0.3	—	—	UI
$JT_{SJ11.18}$	Sinusoidal Jitter (QPLL) <sup>(3)</sup>	11.18 Gb/s	0.3	—	—	UI
$JT_{SJ10.32}$	Sinusoidal Jitter (QPLL) <sup>(3)</sup>	10.32 Gb/s	0.3	—	—	UI
$JT_{SJ9.95}$	Sinusoidal Jitter (QPLL) <sup>(3)</sup>	9.95 Gb/s	0.3	—	—	UI
$JT_{SJ9.8}$	Sinusoidal Jitter (QPLL) <sup>(3)</sup>	9.8 Gb/s	0.3	—	—	UI
$JT_{SJ8.0}$	Sinusoidal Jitter (QPLL) <sup>(3)</sup>	8.0 Gb/s	0.44	—	—	UI
$JT_{SJ6.6\_QPLL}$	Sinusoidal Jitter (QPLL) <sup>(3)</sup>	6.6 Gb/s	0.48	—	—	UI
$JT_{SJ6.6\_CPLL}$	Sinusoidal Jitter (CPLL) <sup>(3)</sup>	6.6 Gb/s	0.44	—	—	UI
$JT_{SJ5.0}$	Sinusoidal Jitter (CPLL) <sup>(3)</sup>	5.0 Gb/s	0.44	—	—	UI
$JT_{SJ4.25}$	Sinusoidal Jitter (CPLL) <sup>(3)</sup>	4.25 Gb/s	0.44	—	—	UI
$JT_{SJ3.75}$	Sinusoidal Jitter (CPLL) <sup>(3)</sup>	3.75 Gb/s	0.44	—	—	UI
$JT_{SJ3.2}$	Sinusoidal Jitter (CPLL) <sup>(3)</sup>	3.2 Gb/s <sup>(4)</sup>	0.45	—	—	UI
$JT_{SJ3.2L}$	Sinusoidal Jitter (CPLL) <sup>(3)</sup>	3.2 Gb/s <sup>(5)</sup>	0.45	—	—	UI
$JT_{SJ2.5}$	Sinusoidal Jitter (CPLL) <sup>(3)</sup>	2.5 Gb/s <sup>(6)</sup>	0.5	—	—	UI
$JT_{SJ1.25}$	Sinusoidal Jitter (CPLL) <sup>(3)</sup>	1.25 Gb/s <sup>(7)</sup>	0.5	—	—	UI
$JT_{SJ500}$	Sinusoidal Jitter (CPLL) <sup>(3)</sup>	500 Mb/s	0.4	—	—	UI
<b>SJ Jitter Tolerance with Stressed Eye<sup>(2)</sup></b>						
$JT_{TJSE3.2}$	Total Jitter with Stressed Eye <sup>(8)</sup>	3.2 Gb/s	0.70	—	—	UI
$JT_{TJSE6.6}$		6.6 Gb/s	0.70	—	—	UI
$JT_{SJSE3.2}$	Sinusoidal Jitter with Stressed Eye <sup>(8)</sup>	3.2 Gb/s	0.1	—	—	UI
$JT_{SJSE6.6}$		6.6 Gb/s	0.1	—	—	UI

**Notes:**

1. Using RXOUT\_DIV = 1, 2, and 4.
2. All jitter values are based on a bit error ratio of  $1e^{-12}$ .
3. The frequency of the injected sinusoidal jitter is 10 MHz.
4. CPLL frequency at 3.2 GHz and RXOUT\_DIV = 2.
5. CPLL frequency at 1.6 GHz and RXOUT\_DIV = 1.
6. CPLL frequency at 2.5 GHz and RXOUT\_DIV = 2.
7. CPLL frequency at 2.5 GHz and RXOUT\_DIV = 4.
8. Composite jitter with RX and LPM or DFE mode.

## GTX Transceiver Protocol Jitter Characteristics

For Table 60 through Table 65, the [UG476: 7 Series FPGAs GTX/GTH Transceiver User Guide](#) contains recommended settings for optimal usage of protocol specific characteristics.

**Table 60: Gigabit Ethernet Protocol Characteristics**

Description	Line Rate (Mb/s)	Min	Max	Units
<b>Gigabit Ethernet Transmitter Jitter Generation</b>				
Total transmitter jitter (T_TJ)	1250	–	0.24	UI
<b>Gigabit Ethernet Receiver High Frequency Jitter Tolerance</b>				
Total receiver jitter tolerance	1250	0.749	–	UI

**Table 61: XAUI Protocol Characteristics**

Description	Line Rate (Mb/s)	Min	Max	Units
<b>XAUI Transmitter Jitter Generation</b>				
Total transmitter jitter (T_TJ)	3125	–	0.35	UI
<b>XAUI Receiver High Frequency Jitter Tolerance</b>				
Total receiver jitter tolerance	3125	0.65	–	UI

**Table 62: PCI Express Protocol Characteristics<sup>(1)</sup>**

Standard	Description	Line Rate (Mb/s)	Min	Max	Units
<b>PCI Express Transmitter Jitter Generation</b>					
PCI Express Gen 1	Total transmitter jitter	2500	–	0.25	UI
PCI Express Gen 2	Total transmitter jitter	5000	–	0.25	UI
PCI Express Gen 3 <sup>(2)</sup>	Total transmitter jitter uncorrelated	8000	–	31.25	ps
	Deterministic transmitter jitter uncorrelated		–	12	ps
<b>PCI Express Receiver High Frequency Jitter Tolerance</b>					
PCI Express Gen 1	Total receiver jitter tolerance	2500	0.65	–	UI
PCI Express Gen 2 <sup>(3)</sup>	Receiver inherent timing error	5000	0.40	–	UI
	Receiver inherent deterministic timing error		0.30	–	UI
PCI Express Gen 3 <sup>(2)</sup>	Receiver sinusoidal jitter tolerance	0.03 MHz–1.0 MHz	1.00	–	UI
		1.0 MHz–10 MHz	Note 4		UI
		10 MHz–100 MHz	0.10	–	UI

### Notes:

1. Tested per card electromechanical (CEM) methodology.
2. PCI-SIG 3.0 certification and compliance test boards are currently not available.
3. Using common REFCLK.
4. Between 1 MHz and 10 MHz the minimum sinusoidal jitter roll-off with a slope of 20dB/decade.

Table 63: CEI-6G and CEI-11G Protocol Characteristics

Description	Line Rate (Mb/s)	Interface	Min	Max	Units
<b>CEI-6G Transmitter Jitter Generation</b>					
Total transmitter jitter <sup>(1)</sup>	4976–6375	CEI-6G-SR	–	0.3	UI
		CEI-6G-LR	–	0.3	UI
<b>CEI-6G Receiver High Frequency Jitter Tolerance</b>					
Total receiver jitter tolerance <sup>(1)</sup>	4976–6375	CEI-6G-SR	0.6	–	UI
		CEI-6G-LR	0.95	–	UI
<b>CEI-11G Transmitter Jitter Generation</b>					
Total transmitter jitter <sup>(2)</sup>	9950–11100	CEI-11G-SR	–	0.3	UI
		CEI-11G-LR/MR	–	0.3	UI
<b>CEI-11G Receiver High Frequency Jitter Tolerance</b>					
Total receiver jitter tolerance <sup>(2)</sup>	9950–11100	CEI-11G-SR	0.65	–	UI
		CEI-11G-MR	0.65	–	UI
		CEI-11G-LR	0.825	–	UI

**Notes:**

1. Tested at most commonly used line rate of 6250 Mb/s using 390.625 MHz reference clock.
2. Tested at line rate of 9950 Mb/s using 155.46875 MHz reference clock and 11100 Mb/s using 173.4375 MHz reference clock.

Table 64: SFP+ Protocol Characteristics

Description	Line Rate (Mb/s)	Min	Max	Units
<b>SFP+ Transmitter Jitter Generation</b>				
Total transmitter jitter	9830.40 <sup>(1)</sup>	–	0.28	UI
	9953.00			
	10312.50			
	10518.75			
	11100.00			
<b>SFP+ Receiver Frequency Jitter Tolerance</b>				
Total receiver jitter tolerance	9830.40 <sup>(1)</sup>	0.7	–	UI
	9953.00			
	10312.50			
	10518.75			
	11100.00			

**Notes:**

1. Line rated used for CPRI over SFP+ applications.

Table 68: Configuration Switching Characteristics (Cont'd)

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
<b>Master/Slave Serial Mode Programming Switching</b>						
T <sub>DCCCK</sub> /T <sub>CCKD</sub>	DIN Setup/Hold	4.00/0.00	4.00/0.00	4.00/0.00	5.00/0.00	ns, Min
T <sub>CCO</sub>	DOUT clock to out	8.00	8.00	8.00	9.00	ns, Max
<b>SelectMAP Mode Programming Switching</b>						
T <sub>SMDCCCK</sub> /T <sub>SMCCKD</sub>	D[31:00] Setup/Hold	4.00/0.00	4.00/0.00	4.00/0.00	4.50/0.00	ns, Min
T <sub>SMCSCK</sub> /T <sub>SMCCKS</sub>	CSI_B Setup/Hold	4.00/0.00	4.00/0.00	4.00/0.00	5.00/0.00	ns, Min
T <sub>SMWCCK</sub> /T <sub>SMCCKW</sub>	RDWR_B Setup/Hold	10.00/0.00	10.00/0.00	10.00/0.00	12.00/0.00	ns, Min
T <sub>SMCKCSO</sub>	CSO_B clock to out (330 Ω pull-up resistor required)	7.00	7.00	7.00	8.00	ns, Max
T <sub>SMCO</sub>	D[31:00] clock to out in readback	8.00	8.00	8.00	10.00	ns, Max
F <sub>RBCCK</sub>	Readback frequency	100.00	100.00	100.00	70.00	MHz, Max
<b>Boundary-Scan Port Timing Specifications</b>						
T <sub>TAPTCK</sub> /T <sub>TCKTAP</sub>	TMS and TDI Setup/Hold	3.00/2.00	3.00/2.00	3.00/2.00	3.00/2.00	ns, Min
T <sub>TCKTDO</sub>	TCK falling edge to TDO output	7.00	7.00	7.00	8.50	ns, Max
F <sub>TCK</sub>	TCK frequency	66.00	66.00	66.00	50.00	MHz, Max
<b>BPI Master Flash Mode Programming Switching</b>						
T <sub>BPICCO</sub> <sup>(2)</sup>	A[28:00], RS[1:0], FCS_B, FOE_B, FWE_B, ADV_B clock to out	8.50	8.50	8.50	10.00	ns, Max
T <sub>BPIDCC</sub> /T <sub>BPICCD</sub>	D[15:00] Setup/Hold	4.00/0.00	4.00/0.00	4.00/0.00	4.50/0.00	ns, Min
<b>SPI Master Flash Mode Programming Switching</b>						
T <sub>SPIIDCC</sub> /T <sub>SPIICCD</sub>	D[03:00] Setup/Hold	3.00/0.00	3.00/0.00	3.00/0.00	3.00/0.00	ns, Min
T <sub>SPIICCM</sub>	MOSI clock to out	8.00	8.00	8.00	9.00	ns, Max
T <sub>SPIICCFC</sub>	FCS_B clock to out	8.00	8.00	8.00	9.00	ns, Max

**Notes:**

1. To support longer delays in configuration, use the design solutions described in [UG470: 7 Series FPGA Configuration User Guide](#).
2. Only during configuration, the last edge is determined by a weak pull-up/pull-down resistor in the I/O.

## eFUSE Programming Conditions

Table 69 lists the programming conditions specifically for eFUSE. For more information, see [UG470: 7 Series FPGA Configuration User Guide](#).

Table 69: eFUSE Programming Conditions<sup>(1)</sup>

Symbol	Description	Min	Typ	Max	Units
I <sub>FS</sub>	V <sub>CCAUX</sub> supply current	–	–	115	mA
t <sub>j</sub>	Temperature range	15	–	125	°C

**Notes:**

1. The FPGA must not be configured during eFUSE programming.