



Welcome to [E-XFL.COM](#)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### Details

Product Status	Obsolete
Number of LABs/CLBs	5125
Number of Logic Elements/Cells	65600
Total RAM Bits	4976640
Number of I/O	285
Number of Gates	-
Voltage - Supply	0.97V ~ 1.03V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	484-BBGA, FCBGA
Supplier Device Package	484-FCBGA (23x23)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/xilinx/xc7k70t-1fbv484c">https://www.e-xfl.com/product-detail/xilinx/xc7k70t-1fbv484c</a>

Table 3: DC Characteristics Over Recommended Operating Conditions (Cont'd)

Symbol	Description	Min	Typ <sup>(1)</sup>	Max	Units
$R_{IN\_TERM}^{(4)}$	Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ (UNTUNED_SPLIT_40) for commercial (C), industrial (I), and extended (E) temperature devices	28	40	55	$\Omega$
	Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ (UNTUNED_SPLIT_50) for commercial (C), industrial (I), and extended (E) temperature devices	35	50	65	$\Omega$
	Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ (UNTUNED_SPLIT_60) for commercial (C), industrial (I), and extended (E) temperature devices	44	60	83	$\Omega$
n	Temperature diode ideality factor	—	1.010	—	—
r	Temperature diode series resistance	—	2	—	$\Omega$

**Notes:**

1. Typical values are specified at nominal voltage, 25°C.
2. This measurement represents the die capacitance at the pad, not including the package.
3. Maximum value specified for worst case process at 25°C.
4. Termination resistance to a  $V_{CCO}/2$  level.

Table 4: Maximum Allowed AC Voltage Overshoot and Undershoot for 3.3V HR I/O Banks<sup>(1)</sup>

AC Voltage Overshoot	% of UI @ -40°C to 100°C	AC Voltage Undershoot	% of UI @ -40°C to 100°C
$V_{CCO} + 0.40$	100	-0.40	100
$V_{CCO} + 0.45$	100	-0.45	61.7
$V_{CCO} + 0.50$	100	-0.50	25.8
$V_{CCO} + 0.55$	100	-0.55	11.0
$V_{CCO} + 0.60$	46.6	-0.60	4.77
$V_{CCO} + 0.65$	21.2	-0.65	2.10
$V_{CCO} + 0.70$	9.75	-0.70	0.94
$V_{CCO} + 0.75$	4.55	-0.75	0.43
$V_{CCO} + 0.80$	2.15	-0.80	0.20
$V_{CCO} + 0.85$	1.02	-0.85	0.09
$V_{CCO} + 0.90$	0.49	-0.90	0.04
$V_{CCO} + 0.95$	0.24	-0.95	0.02

**Notes:**

1. A total of 200 mA per bank should not be exceeded.

Table 5: Maximum Allowed AC Voltage Overshoot and Undershoot for 1.8V HP I/O Banks<sup>(1)(2)</sup>

AC Voltage Overshoot	% of UI @ -40°C to 100°C	AC Voltage Undershoot	% of UI @ -40°C to 100°C
$V_{CCO} + 0.40$	100	-0.40	100
$V_{CCO} + 0.45$	100	-0.45	100
$V_{CCO} + 0.50$	100	-0.50	100
$V_{CCO} + 0.55$	100	-0.55	100
$V_{CCO} + 0.60$	50.0	-0.60	50.0
$V_{CCO} + 0.65$	50.0	-0.65	50.0
$V_{CCO} + 0.70$	47.0	-0.70	50.0
$V_{CCO} + 0.75$	21.2	-0.75	50.0

## LVDS DC Specifications (LVDS\_25)

The LVDS\_25 standard is available in the HR I/O banks. See [UG471: 7 Series FPGAs SelectIO Resources User Guide](#) for more information.

**Table 12: LVDS\_25 DC Specifications**

Symbol	DC Parameter	Conditions	Min	Typ	Max	Units
$V_{CCO}$	Supply Voltage		2.375	2.500	2.625	V
$V_{OH}$	Output High Voltage for Q and $\bar{Q}$	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	–	–	1.675	V
$V_{OL}$	Output Low Voltage for Q and $\bar{Q}$	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	0.700	–	–	V
$V_{ODIFF}$	Differential Output Voltage ( $Q - \bar{Q}$ ), Q = High ( $\bar{Q} - Q$ ), $\bar{Q}$ = High	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	247	350	600	mV
$V_{OCM}$	Output Common-Mode Voltage	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	1.000	1.250	1.425	V
$V_{IDIFF}$	Differential Input Voltage ( $Q - \bar{Q}$ ), Q = High ( $\bar{Q} - Q$ ), $\bar{Q}$ = High		100	350	600	mV
$V_{ICM}$	Input Common-Mode Voltage		0.300	1.200	1.425	V

## LVDS DC Specifications (LVDS)

The LVDS standard is available in the HP I/O banks. See [UG471: 7 Series FPGAs SelectIO Resources User Guide](#) for more information.

**Table 13: LVDS DC Specifications**

Symbol	DC Parameter	Conditions	Min	Typ	Max	Units
$V_{CCO}$	Supply Voltage		1.710	1.800	1.890	V
$V_{OH}$	Output High Voltage for Q and $\bar{Q}$	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	–	–	1.675	V
$V_{OL}$	Output Low Voltage for Q and $\bar{Q}$	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	0.825	–	–	V
$V_{ODIFF}$	Differential Output Voltage ( $Q - \bar{Q}$ ), Q = High ( $\bar{Q} - Q$ ), $\bar{Q}$ = High	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	247	350	600	mV
$V_{OCM}$	Output Common-Mode Voltage	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	1.000	1.250	1.425	V
$V_{IDIFF}$	Differential Input Voltage ( $Q - \bar{Q}$ ), Q = High ( $\bar{Q} - Q$ ), $\bar{Q}$ = High	Common-mode input voltage = 1.25V	100	350	600	mV
$V_{ICM}$	Input Common-Mode Voltage	Differential input voltage = $\pm 350$ mV	0.300	1.200	1.425	V

## AC Switching Characteristics

All values represented in this data sheet are based on the speed specifications in ISE® software 14.3 v1.07 for the -3, -2, -2L(1.0V), -1, and v1.06 for -2L(0.9V) speed grades.

Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:

### ***Advance Product Specification***

These specifications are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.

### ***Preliminary Product Specification***

These specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

### ***Product Specification***

These specifications are released once enough production silicon of a particular device family member has been characterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to production before faster speed grades.

## Testing of AC Switching Characteristics

Internal timing parameters are derived from measuring internal test patterns. All AC switching characteristics are representative of worst-case supply voltage and junction temperature conditions.

For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and back-annotate to the simulation net list. Unless otherwise noted, values apply to all Kintex-7 FPGAs.

## Speed Grade Designations

Since individual family members are produced at different times, the migration from one category to another depends completely on the status of the fabrication process for each device. [Table 14](#) correlates the current status of each Kintex-7 device on a per speed grade basis.

**Table 14: Kintex-7 Device Speed Grade Designations**

Device	Speed Grade Designations		
	Advance	Preliminary	Production
XC7K70T			-3, -2, -2L(1.0V), -1, and -2L (0.9V)
XC7K160T			-3, -2, -2L(1.0V), -1, and -2L (0.9V)
XC7K325T			-3, -2, -2L(1.0V), -1, and -2L (0.9V)
XC7K355T			-3, -2, -2L(1.0V), -1, and -2L (0.9V)
XC7K410T			-3, -2, -2L(1.0V), -1, and -2L (0.9V)
XC7K420T			-3, -2, -2L(1.0V), -1, and -2L (0.9V)
XC7K480T			-3, -2, -2L(1.0V), -1, and -2L (0.9V)

## Production Silicon and ISE Software Status

In some cases, a particular family member (and speed grade) is released to production before a speed specification is released with the correct label (Advance, Preliminary, Production). Any labeling discrepancies are corrected in subsequent speed specification releases.

**Table 15** lists the production released Kintex-7 device, speed grade, and the minimum corresponding supported speed specification version and ISE software revisions. The ISE software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid.

**Table 15: Kintex-7 Device Production Software and Speed Specification Release**

Device	Speed Grade Designations			
	1.0V		0.9V	
	-3	-2/-2L	-1	-2L
XC7K70T		ISE 14.2 v1.06		ISE 14.3 v1.06
XC7K160T		ISE 14.2 v1.06		ISE 14.3 v1.06
XC7K325T		ISE 14.2 v1.06		ISE 14.3 v1.06
XC7K355T		ISE 14.2 v1.06		ISE 14.3 v1.06
XC7K410T		ISE 14.2 v1.06		ISE 14.3 v1.06
XC7K420T		ISE 14.2 v1.06		ISE 14.3 v1.06
XC7K480T		ISE 14.2 v1.06		ISE 14.3 v1.06

## Performance Characteristics

This section provides the performance characteristics of some common functions and designs implemented in Kintex-7 devices. The numbers reported here are worst-case values; they have all been fully characterized. These values are subject to the same guidelines as the [AC Switching Characteristics, page 11](#). In each table, the I/O bank type is either High Performance (HP) or High Range (HR).

**Table 16: Networking Applications Interface Performances**

Description	I/O Bank Type	Speed Grade				Units	
		1.0V		0.9V			
		-3	-2/-2L	-1	-2L		
SDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 8)	HR	710	710	625	625	Mb/s	
	HP	710	710	625	625	Mb/s	
DDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 14)	HR	1250	1250	950	950	Mb/s	
	HP	1600	1400	1250	1250	Mb/s	
SDR LVDS receiver (SFI-4.1) <sup>(1)</sup>	HR	710	710	625	625	Mb/s	
	HP	710	710	625	625	Mb/s	
DDR LVDS receiver (SPI-4.2) <sup>(1)</sup>	HR	1250	1250	950	950	Mb/s	
	HP	1600	1400	1250	1250	Mb/s	

### Notes:

- LVDS receivers are typically bounded with certain applications where specific dynamic phase-alignment (DPA) algorithms dominate deterministic performance.

Table 18: Maximum Physical Interface (PHY) Rate for Memory Interfaces (FBG Packages)<sup>(1)(2)</sup>

Memory Standard	I/O Bank Type	V <sub>CCAUX_IO</sub> <sup>(3)</sup>	Speed Grade				Units
			1.0V		0.9V		
			-3	-2/-2L	-1	-2L	
<b>4:1 Memory Controllers</b>							
DDR3	HP	N/A	1333	1066	800	800	Mb/s
	HR	N/A	1066	800	800	800	Mb/s
DDR3L	HP	N/A	1066	800	667	667	Mb/s
	HR	N/A	800	800	667	667	Mb/s
DDR2	HP	N/A	800	800	800	800	Mb/s
	HR	N/A	800	667	667	667	Mb/s
RLDRAM III <sup>(4)</sup>	HP	N/A	550	500	450	450	MHz
	HR	N/A			N/A		
<b>2:1 Memory Controllers</b>							
DDR3	HP	N/A	1066	1066	800	800	Mb/s
	HR	N/A	1066	800	800	800	Mb/s
DDR3L	HP	N/A	1066	800	667	667	Mb/s
	HR	N/A	800	800	667	667	Mb/s
DDR2	HP	N/A	800	800	800	800	Mb/s
	HR	N/A	800	667	667	667	Mb/s
QDR II+ <sup>(5)</sup>	HP	N/A	550	500	450	450	MHz
	HR	N/A	450	400	350	350	MHz
RLDRAM II	HP	N/A	533	500	450	450	MHz
	HR	N/A					
LPDDR2 <sup>(4)</sup>	HP	N/A	667	667	667	667	Mb/s
	HR	N/A	667	667	533	533	Mb/s

**Notes:**

1. V<sub>REF</sub> tracking is required. For more information, see [UG586, 7 Series FPGAs Memory Interface Solutions User Guide](#).
2. When using the internal V<sub>REF</sub> the maximum data rate is 800 Mb/s (400 MHz).
3. FBG packages do not have separate V<sub>CCAUX\_IO</sub> supply pins to adjust the pre-driver voltage of the HP I/O banks.
4. RLDRAM III (BL = 4, BL = 8) and LPDDR2 specifications have not been validated with memory IP.
5. The maximum QDRII+ performance specifications are for burst-length 4 (BL = 4) implementations. Burst length 2 (BL = 2) implementations are limited to 333 MHz for all speed grades and I/O bank types.

## IOB Pad Input/Output/3-State

**Table 19** (3.3V high-range IOB (HR)) and **Table 20** (1.8V high-performance IOB (HP)) summarizes the values of standard-specific data input delay adjustments, output delays terminating at pads (based on standard) and 3-state delays.

- $T_{IOP}$  is described as the delay from IOB pad through the input buffer to the I-pin of an IOB pad. The delay varies depending on the capability of the SelectIO input buffer.
- $T_{IOOP}$  is described as the delay from the O pin to the IOB pad through the output buffer of an IOB pad. The delay varies depending on the capability of the SelectIO output buffer.
- $T_{IOTP}$  is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is disabled. The delay varies depending on the SelectIO capability of the output buffer. In HP I/O banks, the internal DCI termination turn-on time is always faster than  $T_{IOTP}$  when the DCITERMDISABLE pin is used. In HR I/O banks, the IN\_TERM termination turn-on time is always faster than  $T_{IOTP}$  when the INTERMDISABLE pin is used.

Table 19: 3.3V IOB High Range (HR) Switching Characteristics

I/O Standard	$T_{IOP}$				$T_{IOOP}$				$T_{IOTP}$				Units	
	Speed Grade			Speed Grade			Speed Grade			Speed Grade				
	1.0V		0.9V	1.0V		0.9V	1.0V		0.9V	Speed Grade				
	-3	-2/-2L	-1	-2L	-3	-2/-2L	-1	-2L	-3	-2/-2L	-1	-2L		
LVTTL_S4	1.31	1.42	1.64	1.51	5.27	5.63	6.05	4.13	6.03	6.49	7.04	4.64	ns	
LVTTL_S8	1.31	1.42	1.64	1.51	4.45	4.83	5.30	3.86	5.21	5.69	6.29	4.38	ns	
LVTTL_S12	1.31	1.42	1.64	1.51	4.45	4.83	5.29	3.84	5.21	5.69	6.28	4.36	ns	
LVTTL_S16	1.31	1.42	1.64	1.51	3.47	3.88	4.40	3.39	4.23	4.74	5.39	3.91	ns	
LVTTL_S24	1.31	1.42	1.64	1.51	3.58	3.99	4.51	3.61	4.34	4.85	5.50	4.13	ns	
LVTTL_F4	1.31	1.42	1.64	1.51	4.70	4.98	5.29	3.58	5.46	5.84	6.28	4.09	ns	
LVTTL_F8	1.31	1.42	1.64	1.51	3.66	4.06	4.56	3.06	4.42	4.92	5.55	3.58	ns	
LVTTL_F12	1.31	1.42	1.64	1.51	3.66	4.06	4.56	3.05	4.42	4.92	5.55	3.56	ns	
LVTTL_F16	1.31	1.42	1.64	1.51	2.57	2.85	3.15	2.88	3.33	3.71	4.14	3.39	ns	
LVTTL_F24	1.31	1.42	1.64	1.51	2.41	2.64	2.89	2.94	3.17	3.50	3.88	3.45	ns	
LVDS_25 <sup>(1)</sup>	0.64	0.68	0.80	0.83	1.36	1.47	1.55	1.58	2.12	2.33	2.54	2.09	ns	
MINI_LVDS_25	0.68	0.70	0.79	0.83	1.36	1.47	1.55	1.59	2.12	2.33	2.54	2.11	ns	
BLVDS_25 <sup>(1)</sup>	0.65	0.69	0.80	0.83	1.83	2.02	2.20	2.16	2.59	2.88	3.19	2.67	ns	
RSDS_25 (point to point) <sup>(1)</sup>	0.63	0.68	0.79	0.83	1.36	1.48	1.55	1.59	2.12	2.34	2.54	2.11	ns	
PPDS_25 <sup>(1)</sup>	0.65	0.69	0.80	0.83	1.36	1.49	1.58	1.59	2.12	2.35	2.57	2.11	ns	
TMDS_33 <sup>(1)</sup>	0.72	0.76	0.86	0.83	1.43	1.54	1.60	1.70	2.19	2.40	2.59	2.22	ns	
PCI33_3 <sup>(1)</sup>	1.28	1.41	1.65	1.50	2.71	3.08	3.52	3.42	3.47	3.94	4.51	3.94	ns	
HSUL_12	0.63	0.64	0.71	0.79	2.06	2.31	2.59	2.13	2.82	3.17	3.58	2.64	ns	
DIFF_HSUL_12	0.58	0.61	0.70	0.81	1.83	2.04	2.26	1.92	2.59	2.90	3.25	2.44	ns	
HSTL_I_S	0.61	0.64	0.73	0.79	1.55	1.69	1.80	1.91	2.31	2.55	2.79	2.42	ns	
HSTL_II_S	0.61	0.64	0.73	0.78	1.21	1.34	1.43	1.70	1.97	2.20	2.42	2.22	ns	
HSTL_I_18_S	0.64	0.67	0.76	0.79	1.28	1.39	1.45	1.58	2.04	2.25	2.44	2.09	ns	
HSTL_II_18_S	0.64	0.67	0.76	0.79	1.18	1.31	1.40	1.69	1.94	2.17	2.39	2.20	ns	
DIFF_HSTL_I_S	0.63	0.67	0.77	0.78	1.42	1.54	1.61	1.84	2.18	2.40	2.60	2.36	ns	
DIFF_HSTL_II_S	0.63	0.67	0.77	0.79	1.15	1.24	1.27	1.78	1.91	2.10	2.26	2.30	ns	
DIFF_HSTL_I_18_S	0.65	0.69	0.78	0.79	1.27	1.38	1.43	1.67	2.03	2.24	2.42	2.19	ns	
DIFF_HSTL_II_18_S	0.65	0.69	0.78	0.81	1.14	1.23	1.26	1.72	1.90	2.09	2.25	2.23	ns	

Table 20: 1.8V IOB High Performance (HP) Switching Characteristics

I/O Standard	T <sub>IOPI</sub>				T <sub>IOOP</sub>				T <sub>IOTP</sub>				Units	
	Speed Grade				Speed Grade				Speed Grade					
	1.0V		0.9V		1.0V		0.9V		1.0V		0.9V			
	-3	-2/-2L	-1	-2L	-3	-2/-2L	-1	-2L	-3	-2/-2L	-1	-2L		
LVDS	0.75	0.79	0.92	0.89	1.05	1.17	1.24	1.43	1.68	1.92	2.06	2.04	ns	
HSUL_12	0.69	0.72	0.82	0.95	1.65	1.84	2.05	1.80	2.29	2.59	2.87	2.41	ns	
DIFF_HSUL_12	0.69	0.72	0.82	0.92	1.65	1.84	2.05	1.47	2.29	2.59	2.87	2.08	ns	
HSTL_I_S	0.68	0.72	0.82	0.84	1.15	1.28	1.38	1.46	1.79	2.03	2.20	2.07	ns	
HSTL_II_S	0.68	0.72	0.82	0.84	1.05	1.17	1.26	1.44	1.69	1.93	2.08	2.05	ns	
HSTL_I_18_S	0.70	0.72	0.82	0.86	1.12	1.24	1.34	1.41	1.75	2.00	2.16	2.02	ns	
HSTL_II_18_S	0.70	0.72	0.82	0.86	1.06	1.18	1.26	1.44	1.70	1.94	2.08	2.05	ns	
HSTL_I_12_S	0.68	0.72	0.82	0.94	1.14	1.27	1.37	1.43	1.78	2.02	2.20	2.04	ns	
HSTL_I_DCI_S	0.68	0.72	0.82	0.78	1.11	1.23	1.33	1.36	1.74	1.99	2.15	1.98	ns	
HSTL_II_DCI_S	0.68	0.72	0.82	0.78	1.05	1.17	1.26	1.33	1.69	1.93	2.08	1.94	ns	
HSTL_II_T_DCI_S	0.70	0.72	0.82	0.76	1.15	1.28	1.38	1.40	1.78	2.03	2.20	2.01	ns	
HSTL_I_DCI_18_S	0.70	0.72	0.82	0.76	1.11	1.23	1.33	1.36	1.74	1.99	2.15	1.98	ns	
HSTL_II_DCI_18_S	0.70	0.72	0.82	0.76	1.05	1.16	1.24	1.32	1.69	1.92	2.06	1.93	ns	
HSTL_II_T_DCI_18_S	0.70	0.72	0.82	0.76	1.11	1.23	1.33	1.36	1.74	1.99	2.15	1.98	ns	
DIFF_HSTL_I_S	0.75	0.79	0.92	0.89	1.15	1.28	1.38	1.47	1.79	2.03	2.20	2.08	ns	
DIFF_HSTL_II_S	0.75	0.79	0.92	0.89	1.05	1.17	1.26	1.47	1.69	1.93	2.08	2.08	ns	
DIFF_HSTL_I_DCI_S	0.75	0.79	0.92	0.76	1.15	1.28	1.38	1.47	1.78	2.03	2.20	2.08	ns	
DIFF_HSTL_II_DCI_S	0.75	0.79	0.92	0.76	1.05	1.17	1.26	1.40	1.69	1.93	2.08	2.01	ns	
DIFF_HSTL_I_18_S	0.75	0.79	0.92	0.89	1.12	1.24	1.34	1.46	1.75	2.00	2.16	2.07	ns	
DIFF_HSTL_II_18_S	0.75	0.79	0.92	0.89	1.06	1.18	1.26	1.47	1.70	1.94	2.08	2.08	ns	
DIFF_HSTL_I_DCI_18_S	0.75	0.79	0.92	0.75	1.11	1.23	1.33	1.46	1.74	1.99	2.15	2.07	ns	
DIFF_HSTL_II_DCI_18_S	0.75	0.79	0.92	0.75	1.05	1.16	1.24	1.41	1.69	1.92	2.06	2.02	ns	
DIFF_HSTL_II_T_DCI_18_S	0.75	0.79	0.92	0.76	1.11	1.23	1.33	1.46	1.74	1.99	2.15	2.07	ns	
HSTL_I_F	0.68	0.72	0.82	0.84	1.02	1.14	1.22	1.26	1.66	1.90	2.04	1.87	ns	
HSTL_II_F	0.68	0.72	0.82	0.84	0.97	1.08	1.15	1.29	1.61	1.84	1.97	1.90	ns	
HSTL_I_18_F	0.70	0.72	0.82	0.86	1.04	1.16	1.24	1.32	1.68	1.91	2.06	1.93	ns	
HSTL_II_18_F	0.70	0.72	0.82	0.86	0.98	1.09	1.16	1.35	1.62	1.85	1.98	1.96	ns	
HSTL_I_12_F	0.68	0.72	0.82	0.94	1.02	1.13	1.21	1.26	1.65	1.88	2.03	1.87	ns	
HSTL_I_DCI_F	0.68	0.72	0.82	0.78	1.04	1.16	1.24	1.30	1.67	1.91	2.06	1.91	ns	
HSTL_II_DCI_F	0.68	0.72	0.82	0.78	0.97	1.08	1.15	1.22	1.61	1.84	1.97	1.83	ns	
HSTL_II_T_DCI_F	0.70	0.72	0.82	0.76	1.02	1.14	1.22	1.26	1.66	1.90	2.04	1.87	ns	
HSTL_I_DCI_18_F	0.70	0.72	0.82	0.76	1.04	1.16	1.24	1.30	1.67	1.91	2.06	1.91	ns	
HSTL_II_DCI_18_F	0.70	0.72	0.82	0.76	0.98	1.09	1.16	1.27	1.61	1.85	1.98	1.88	ns	
HSTL_II_T_DCI_18_F	0.70	0.72	0.82	0.76	1.04	1.16	1.24	1.30	1.67	1.91	2.06	1.91	ns	
DIFF_HSTL_I_F	0.75	0.79	0.92	0.89	1.02	1.14	1.22	1.35	1.66	1.90	2.04	1.96	ns	
DIFF_HSTL_II_F	0.75	0.79	0.92	0.89	0.97	1.08	1.15	1.35	1.61	1.84	1.97	1.96	ns	
DIFF_HSTL_I_DCI_F	0.75	0.79	0.92	0.76	1.02	1.14	1.22	1.35	1.66	1.90	2.04	1.96	ns	

Table 20: 1.8V IOB High Performance (HP) Switching Characteristics (Cont'd)

I/O Standard	T <sub>IOPI</sub>				T <sub>IOOP</sub>				T <sub>IOTP</sub>				Units	
	Speed Grade				Speed Grade				Speed Grade					
	1.0V		0.9V		1.0V		0.9V		1.0V		0.9V			
	-3	-2/-2L	-1	-2L	-3	-2/-2L	-1	-2L	-3	-2/-2L	-1	-2L		
LVCMOS12_F8	0.64	0.67	0.78	0.95	1.27	1.42	1.55	1.41	1.91	2.18	2.37	2.02	ns	
LVDCI_18	0.47	0.50	0.60	0.86	1.99	2.15	2.35	2.44	2.62	2.91	3.17	3.05	ns	
LVDCI_15	0.59	0.62	0.73	0.87	1.98	2.23	2.58	2.40	2.62	2.99	3.40	3.01	ns	
LVDCI_DV2_18	0.47	0.50	0.60	0.87	1.99	2.15	2.34	1.86	2.62	2.90	3.17	2.48	ns	
LVDCI_DV2_15	0.59	0.62	0.73	0.87	1.98	2.23	2.58	1.83	2.62	2.99	3.40	2.44	ns	
HSLVDCI_18	0.68	0.72	0.82	0.86	1.99	2.15	2.35	2.43	2.62	2.91	3.17	3.04	ns	
HSLVDCI_15	0.68	0.72	0.82	0.84	1.98	2.23	2.58	2.27	2.62	2.99	3.40	2.88	ns	
SSTL18_I_S	0.68	0.72	0.82	0.86	1.02	1.15	1.24	1.41	1.66	1.90	2.07	2.02	ns	
SSTL18_II_S	0.68	0.72	0.82	0.87	1.17	1.29	1.37	1.55	1.81	2.05	2.19	2.16	ns	
SSTL18_I_DCI_S	0.68	0.72	0.82	0.76	0.92	1.06	1.17	1.32	1.56	1.82	1.99	1.93	ns	
SSTL18_II_DCI_S	0.68	0.72	0.82	0.78	0.88	0.98	1.08	1.26	1.51	1.74	1.90	1.87	ns	
SSTL18_II_T_DCI_S	0.68	0.72	0.82	0.78	0.92	1.06	1.17	1.32	1.56	1.82	1.99	1.93	ns	
SSTL15_S	0.68	0.72	0.82	0.81	0.94	1.06	1.15	1.32	1.58	1.82	1.97	1.93	ns	
SSTL15_DCI_S	0.68	0.72	0.82	0.78	0.94	1.06	1.15	1.30	1.57	1.82	1.97	1.91	ns	
SSTL15_T_DCI_S	0.68	0.72	0.82	0.80	0.94	1.06	1.15	1.30	1.57	1.82	1.97	1.91	ns	
SSTL135_S	0.69	0.72	0.82	0.89	0.97	1.10	1.19	1.35	1.60	1.85	2.01	1.96	ns	
SSTL135_DCI_S	0.69	0.72	0.82	0.84	0.97	1.09	1.19	1.33	1.60	1.85	2.01	1.94	ns	
SSTL135_T_DCI_S	0.69	0.72	0.82	0.84	0.97	1.09	1.19	1.33	1.60	1.85	2.01	1.94	ns	
SSTL12_S	0.69	0.72	0.82	0.95	0.96	1.09	1.18	1.33	1.60	1.84	2.00	1.94	ns	
SSTL12_DCI_S	0.69	0.72	0.82	0.91	1.03	1.17	1.27	1.33	1.66	1.92	2.09	1.94	ns	
SSTL12_T_DCI_S	0.69	0.72	0.82	0.91	1.03	1.17	1.27	1.33	1.66	1.92	2.09	1.94	ns	
DIFF_SSTL18_I_S	0.75	0.79	0.92	0.89	1.02	1.15	1.24	1.43	1.66	1.90	2.07	2.04	ns	
DIFF_SSTL18_II_S	0.75	0.79	0.92	0.89	1.17	1.29	1.37	1.55	1.81	2.05	2.19	2.16	ns	
DIFF_SSTL18_I_DCI_S	0.75	0.79	0.92	0.76	0.92	1.06	1.17	1.40	1.56	1.82	1.99	2.01	ns	
DIFF_SSTL18_II_DCI_S	0.75	0.79	0.92	0.75	0.88	0.98	1.08	1.33	1.51	1.74	1.90	1.94	ns	
DIFF_SSTL18_II_T_DCI_S	0.75	0.79	0.92	0.76	0.92	1.06	1.17	1.40	1.56	1.82	1.99	2.01	ns	
DIFF_SSTL15_S	0.68	0.72	0.82	0.89	0.94	1.06	1.15	1.32	1.58	1.82	1.97	1.93	ns	
DIFF_SSTL15_DCI_S	0.68	0.72	0.82	0.75	0.94	1.06	1.15	1.30	1.57	1.82	1.97	1.91	ns	
DIFF_SSTL15_T_DCI_S	0.68	0.72	0.82	0.76	0.94	1.06	1.15	1.38	1.57	1.82	1.97	1.99	ns	
DIFF_SSTL135_S	0.69	0.72	0.82	0.91	0.97	1.10	1.19	1.35	1.60	1.85	2.01	1.96	ns	
DIFF_SSTL135_DCI_S	0.69	0.72	0.82	0.76	0.97	1.09	1.19	1.33	1.60	1.85	2.01	1.94	ns	
DIFF_SSTL135_T_DCI_S	0.69	0.72	0.82	0.76	0.97	1.09	1.19	1.43	1.60	1.85	2.01	2.04	ns	
DIFF_SSTL12_S	0.69	0.72	0.82	0.91	0.96	1.09	1.18	1.33	1.60	1.84	2.00	1.94	ns	
DIFF_SSTL12_DCI_S	0.69	0.72	0.82	0.78	1.03	1.17	1.27	1.33	1.66	1.92	2.09	1.94	ns	
DIFF_SSTL12_T_DCI_S	0.69	0.72	0.82	0.80	1.03	1.17	1.27	1.41	1.66	1.92	2.09	2.02	ns	

## Input Serializer/Deserializer Switching Characteristics

Table 24: ISERDES Switching Characteristics

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
<b>Setup/Hold for Control Lines</b>						
T <sub>ISCKC_BITSIP</sub> /T <sub>ISCKC_BITSIP</sub>	BITSIP pin Setup/Hold with respect to CLKDIV	0.01/0.12	0.02/0.13	0.02/0.15	0.02/0.21	ns
T <sub>ISCKC_CE</sub> /T <sub>ISCKC_CE</sub> <sup>(2)</sup>	CE pin Setup/Hold with respect to CLK (for CE1)	0.39/-0.02	0.44/-0.02	0.63/-0.02	0.51/-0.22	ns
T <sub>ISCKC_CE2</sub> /T <sub>ISCKC_CE2</sub> <sup>(2)</sup>	CE pin Setup/Hold with respect to CLKDIV (for CE2)	-0.12/0.29	-0.12/0.31	-0.12/0.35	-0.17/0.40	ns
<b>Setup/Hold for Data Lines</b>						
T <sub>ISDCK_D</sub> /T <sub>ISCKD_D</sub>	D pin Setup/Hold with respect to CLK	-0.02/0.11	-0.02/0.12	-0.02/0.15	-0.04/0.19	ns
T <sub>ISDCK_DDLY</sub> /T <sub>ISCKD_DDLY</sub>	DDLY pin Setup/Hold with respect to CLK (using IDELAY) <sup>(1)</sup>	-0.02/0.11	-0.02/0.12	-0.02/0.15	-0.03/0.19	ns
T <sub>ISDCK_D_DDR</sub> /T <sub>ISCKD_D_DDR</sub>	D pin Setup/Hold with respect to CLK at DDR mode	-0.02/0.11	-0.02/0.12	-0.02/0.15	-0.04/0.19	ns
T <sub>ISDCK_DDLY_DDR</sub> /T <sub>ISCKD_DDLY_DDR</sub>	D pin Setup/Hold with respect to CLK at DDR mode (using IDELAY) <sup>(1)</sup>	0.11/0.11	0.12/0.12	0.15/0.15	0.19/0.19	ns
<b>Sequential Delays</b>						
T <sub>ISCKO_Q</sub>	CLKDIV to out at Q pin	0.46	0.47	0.58	0.67	ns
<b>Propagation Delays</b>						
T <sub>ISDO_DO</sub>	D input to DO output pin	0.09	0.10	0.12	0.14	ns

**Notes:**

1. Recorded at 0 tap value.
2. T<sub>ISCKC\_CE2</sub> and T<sub>ISCKC\_CE2</sub> are reported as T<sub>ISCKC\_CE</sub>/T<sub>ISCKC\_CE</sub> in TRACE report.

## Block RAM and FIFO Switching Characteristics

Table 31: Block RAM and FIFO Switching Characteristics

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
<b>Block RAM and FIFO Clock-to-Out Delays</b>						
T <sub>RCKO_DO</sub> and T <sub>RCKO_DO_REG</sub> <sup>(1)</sup>	Clock CLK to DOUT output (without output register) <sup>(2)(3)</sup>	1.57	1.80	2.08	2.44	ns, Max
	Clock CLK to DOUT output (with output register) <sup>(4)(5)</sup>	0.54	0.63	0.75	0.86	ns, Max
T <sub>RCKO_DO_ECC</sub> and T <sub>RCKO_DO_ECC_REG</sub>	Clock CLK to DOUT output with ECC (without output register) <sup>(2)(3)</sup>	2.35	2.58	3.26	4.49	ns, Max
	Clock CLK to DOUT output with ECC (with output register) <sup>(4)(5)</sup>	0.62	0.69	0.80	0.94	ns, Max
T <sub>RCKO_DO_CASCOUP</sub> and T <sub>RCKO_DO_CASCOUP_REG</sub>	Clock CLK to DOUT output with Cascade (without output register) <sup>(2)</sup>	2.21	2.45	2.80	3.19	ns, Max
	Clock CLK to DOUT output with Cascade (with output register) <sup>(4)</sup>	0.98	1.08	1.24	1.32	ns, Max
T <sub>RCKO_FLAGS</sub>	Clock CLK to FIFO flags outputs <sup>(6)</sup>	0.65	0.74	0.89	0.97	ns, Max
T <sub>RCKO_POINTERS</sub>	Clock CLK to FIFO pointers outputs <sup>(7)</sup>	0.79	0.87	0.98	1.10	ns, Max
T <sub>RCKO_PARITY_ECC</sub>	Clock CLK to ECCPARITY in ECC encode only mode	0.66	0.72	0.80	0.93	ns, Max
T <sub>RCKO_SDBIT_ECC</sub> and T <sub>RCKO_SDBIT_ECC_REG</sub>	Clock CLK to BITERR (without output register)	2.17	2.38	3.01	4.15	ns, Max
	Clock CLK to BITERR (with output register)	0.57	0.65	0.76	0.89	ns, Max
T <sub>RCKO_RDADDR_ECC</sub> and T <sub>RCKO_RDADDR_ECC_REG</sub>	Clock CLK to RDADDR output with ECC (without output register)	0.64	0.74	0.90	0.98	ns, Max
	Clock CLK to RDADDR output with ECC (with output register)	0.71	0.79	0.92	1.10	ns, Max
<b>Setup and Hold Times Before/After Clock CLK</b>						
T <sub>RCKC_ADDRA</sub> /T <sub>RCKC_ADDRA</sub>	ADDR inputs <sup>(8)</sup>	0.38/0.27	0.42/0.28	0.48/0.31	0.65/0.38	ns, Min
T <sub>RDCK_DI_WF_NC</sub> /T <sub>RCKD_DI_WF_NC</sub>	Data input setup/hold time when block RAM is configured in WRITE_FIRST or NO_CHANGE mode <sup>(9)</sup>	0.49/0.51	0.55/0.53	0.63/0.57	0.78/0.64	ns, Min
T <sub>RDCK_DI_RF</sub> /T <sub>RCKD_DI_RF</sub>	Data input setup/hold time when block RAM is configured in READ_FIRST mode <sup>(9)</sup>	0.17/0.25	0.19/0.29	0.21/0.35	0.25/0.32	ns, Min
T <sub>RDCK_DI_ECC</sub> /T <sub>RCKD_DI_ECC</sub>	DIN inputs with block RAM ECC in standard mode <sup>(9)</sup>	0.42/0.37	0.47/0.39	0.53/0.43	0.66/0.46	ns, Min
T <sub>RDCK_DI_ECCW</sub> /T <sub>RCKD_DI_ECCW</sub>	DIN inputs with block RAM ECC encode only <sup>(9)</sup>	0.79/0.37	0.87/0.39	0.99/0.43	1.17/0.41	ns, Min
T <sub>RDCK_DI_ECC_FIFO</sub> /T <sub>RCKD_DI_ECC_FIFO</sub>	DIN inputs with FIFO ECC in standard mode <sup>(9)</sup>	0.89/0.47	0.98/0.50	1.12/0.54	1.32/0.65	ns, Min
T <sub>RCKC_INJECTBITERR</sub> /T <sub>RCKC_INJECTBITERR</sub>	Inject single/double bit error in ECC mode	0.49/0.30	0.55/0.31	0.63/0.34	0.78/0.41	ns, Min
T <sub>RCKC_EN</sub> /T <sub>RCKC_EN</sub>	Block RAM Enable (EN) input	0.30/0.17	0.33/0.18	0.38/0.20	0.48/0.22	ns, Min
T <sub>RCKC_REGCE</sub> /T <sub>RCKC_REGCE</sub>	CE input of output register	0.21/0.13	0.25/0.13	0.31/0.14	0.34/0.16	ns, Min
T <sub>RCKC_RSTREG</sub> /T <sub>RCKC_RSTREG</sub>	Synchronous RSTREG input	0.25/0.06	0.27/0.06	0.29/0.06	0.35/0.06	ns, Min

Table 31: Block RAM and FIFO Switching Characteristics (Cont'd)

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
T <sub>RCKC_RSTRAM</sub> /T <sub>RCKC_RSTRAM</sub>	Synchronous RSTRAM input	0.27/0.35	0.29/0.37	0.31/0.39	0.34/0.40	ns, Min
T <sub>RCKC_WEA</sub> /T <sub>RCKC_WEA</sub>	Write Enable (WE) input (Block RAM only)	0.38/0.15	0.41/0.16	0.46/0.17	0.54/0.19	ns, Min
T <sub>RCKC_WREN</sub> /T <sub>RCKC_WREN</sub>	WREN FIFO inputs	0.39/0.25	0.39/0.30	0.40/0.37	0.65/0.37	ns, Min
T <sub>RCKC_RDEN</sub> /T <sub>RCKC_RDEN</sub>	RDEN FIFO inputs	0.36/0.26	0.36/0.30	0.37/0.37	0.60/0.38	ns, Min
<b>Reset Delays</b>						
T <sub>RCO_FLAGS</sub>	Reset RST to FIFO flags/pointers <sup>(10)</sup>	0.76	0.83	0.93	1.06	ns, Max
T <sub>RREC_RST</sub> /T <sub>RREM_RST</sub>	FIFO reset recovery and removal timing <sup>(11)</sup>	1.59/-0.68	1.76/-0.68	2.01/-0.68	2.07/-0.60	ns, Max
<b>Maximum Frequency</b>						
F <sub>MAX_BRAM_WF_NC</sub>	Block RAM (Write first and No change modes) When not in SDP RF mode	601.32	543.77	458.09	372.44	MHz
F <sub>MAX_BRAM_RF_PERFORMANCE</sub>	Block RAM (Read first, Performance mode) When in SDP RF mode but no address overlap between port A and port B	601.32	543.77	458.09	372.44	MHz
F <sub>MAX_BRAM_RF_DELAYED_WRITE</sub>	Block RAM (Read first, Delayed_write mode) When in SDP RF mode and there is possibility of overlap between port A and port B addresses	528.26	477.33	400.80	317.36	MHz
F <sub>MAX_CAS_WF_NC</sub>	Block RAM Cascade (Write first, No change mode) When cascade but not in RF mode	551.27	493.83	408.00	322.48	MHz
F <sub>MAX_CAS_RF_PERFORMANCE</sub>	Block RAM Cascade (Read first, Performance mode) When in cascade with RF mode and no possibility of address overlap/one port is disabled	551.27	493.83	408.00	322.48	MHz
F <sub>MAX_CAS_RF_DELAYED_WRITE</sub>	When in cascade RF mode and there is a possibility of address overlap between port A and port B	478.27	427.35	350.88	267.38	MHz
F <sub>MAX_FIFO</sub>	FIFO in all modes without ECC	601.32	543.77	458.09	372.44	MHz
F <sub>MAX_ECC</sub>	Block RAM and FIFO in ECC configuration	484.26	430.85	351.12	254.13	MHz

**Notes:**

1. TRACE will report all of these parameters as T<sub>RCKO\_DO</sub>.
2. T<sub>RCKO\_DOR</sub> includes T<sub>RCKO\_DOW</sub>, T<sub>RCKO\_DOPR</sub>, and T<sub>RCKO\_DOPW</sub> as well as the B port equivalent timing parameters.
3. These parameters also apply to synchronous FIFO with DO\_REG = 0.
4. T<sub>RCKO\_DO</sub> includes T<sub>RCKO\_DOP</sub> as well as the B port equivalent timing parameters.
5. These parameters also apply to multirate (asynchronous) and synchronous FIFO with DO\_REG = 1.
6. T<sub>RCKO\_FLAGS</sub> includes the following parameters: T<sub>RCKO\_AEMPTY</sub>, T<sub>RCKO\_AFULL</sub>, T<sub>RCKO\_EMPTY</sub>, T<sub>RCKO\_FULL</sub>, T<sub>RCKO\_RDERR</sub>, T<sub>RCKO\_WRERR</sub>.
7. T<sub>RCKO\_POINTERS</sub> includes both T<sub>RCKO\_RDCOUNT</sub> and T<sub>RCKO\_WRCOUNT</sub>.
8. The ADDR setup and hold must be met when EN is asserted (even when WE is deasserted). Otherwise, block RAM data corruption is possible.
9. These parameters include both A and B inputs as well as the parity inputs of A and B.
10. T<sub>RCO\_FLAGS</sub> includes the following flags: AEMPTY, AFULL, EMPTY, FULL, RDERR, WRERR, RDCOUNT, and WRCOUNT.
11. RDEN and WREN must be held Low prior to and during reset. The FIFO reset must be asserted for at least five positive clock edges of the slowest clock (WRCLK or RDCLK).

## DSP48E1 Switching Characteristics

Table 32: DSP48E1 Switching Characteristics

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
<b>Setup and Hold Times of Data/Control Pins to the Input Register Clock</b>						
T <sub>DSPDCK_A_AREG</sub> /T <sub>DSPCKD_A_AREG</sub>	A input to A register CLK	0.24/ 0.12	0.27/ 0.14	0.31/ 0.16	0.38/ 0.12	ns
T <sub>DSPDCK_B_BREG</sub> /T <sub>DSPCKD_B_BREG</sub>	B input to B register CLK	0.28/ 0.13	0.32/ 0.14	0.39/ 0.15	0.51/ 0.16	ns
T <sub>DSPDCK_C_CREG</sub> /T <sub>DSPCKD_C_CREG</sub>	C input to C register CLK	0.15/ 0.15	0.17/ 0.17	0.20/ 0.20	0.31/ 0.21	ns
T <sub>DSPDCK_D_DREG</sub> /T <sub>DSPCKD_D_DREG</sub>	D input to D register CLK	0.21/ 0.19	0.27/ 0.22	0.35/ 0.26	0.46/ 0.20	ns
T <sub>DSPDCK_ACIN_AREG</sub> /T <sub>DSPCKD_ACIN_AREG</sub>	ACIN input to A register CLK	0.21/ 0.12	0.24/ 0.14	0.27/ 0.16	0.31/ 0.12	ns
T <sub>DSPDCK_BCIN_BREG</sub> /T <sub>DSPCKD_BCIN_BREG</sub>	BCIN input to B register CLK	0.22/ 0.13	0.25/ 0.14	0.30/ 0.15	0.34/ 0.16	ns
<b>Setup and Hold Times of Data Pins to the Pipeline Register Clock</b>						
T <sub>DSPDCK_{A,B}_MREG_MULT</sub> / T <sub>DSPCKD_B_MREG_MULT</sub>	{A, B} input to M register CLK using multiplier	2.04/ -0.01	2.34/ -0.01	2.79/ -0.01	3.66/ -0.06	ns
T <sub>DSPDCK_{A,B}_ADREG</sub> /T <sub>DSPCKD_D_ADREG</sub>	{A, D} input to AD register CLK	1.09/ -0.02	1.25/ -0.02	1.49/ -0.02	1.94/ -0.23	ns
<b>Setup and Hold Times of Data/Control Pins to the Output Register Clock</b>						
T <sub>DSPDCK_{A,B}_PREG_MULT</sub> / T <sub>DSPCKD_{A,B}_PREG_MULT</sub>	{A, B} input to P register CLK using multiplier	3.41/ -0.24	3.90/ -0.24	4.64/ -0.24	5.89/ -0.41	ns
T <sub>DSPDCK_D_PREG_MULT</sub> / T <sub>DSPCKD_D_PREG_MULT</sub>	D input to P register CLK using multiplier	3.33/ -0.62	3.81/ -0.62	4.53/ -0.62	5.70/ -1.42	ns
T <sub>DSPDCK_{A,B}_PREG</sub> / T <sub>DSPCKD_{A,B}_PREG</sub>	A or B input to P register CLK not using multiplier	1.47/ -0.24	1.68/ -0.24	2.00/ -0.24	2.37/ -0.41	ns
T <sub>DSPDCK_C_PREG</sub> /T <sub>DSPCKD_C_PREG</sub>	C input to P register CLK not using multiplier	1.30/ -0.22	1.49/ -0.22	1.78/ -0.22	2.11/ -0.36	ns
T <sub>DSPDCK_PCIN_PREG</sub> /T <sub>DSPCKD_PCIN_PREG</sub>	PCIN input to P register CLK	1.12/ -0.13	1.28/ -0.13	1.52/ -0.13	1.81/ -0.21	ns
<b>Setup and Hold Times of the CE Pins</b>						
T <sub>DSPDCK_{CEA;CEB}_{AREG;BREG}</sub> / T <sub>DSPCKD_{CEA;CEB}_{AREG;BREG}</sub>	{CEA; CEB} input to {A; B} register CLK	0.30/ 0.05	0.36/ 0.06	0.44/ 0.09	0.55/ 0.09	ns
T <sub>DSPDCK_CEC_CREG</sub> /T <sub>DSPCKD_CEC_CREG</sub>	CEC input to C register CLK	0.24/ 0.08	0.29/ 0.09	0.36/ 0.11	0.43/ 0.11	ns
T <sub>DSPDCK_CED_DREG</sub> /T <sub>DSPCKD_CED_DREG</sub>	CED input to D register CLK	0.31/ -0.02	0.36/ -0.02	0.44/ -0.02	0.58/ 0.12	ns
T <sub>DSPDCK_CEM_MREG</sub> /T <sub>DSPCKD_CEM_MREG</sub>	CEM input to M register CLK	0.26/ 0.15	0.29/ 0.17	0.33/ 0.20	0.39/ 0.25	ns
T <sub>DSPDCK_CEP_PREG</sub> /T <sub>DSPCKD_CEP_PREG</sub>	CEP input to P register CLK	0.31/ 0.01	0.36/ 0.01	0.45/ 0.01	0.54/ 0.00	ns

Table 32: DSP48E1 Switching Characteristics (Cont'd)

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
<b>Setup and Hold Times of the RST Pins</b>						
$T_{DSPDCK\_RSTA; RSTB\_AREG; BREG}/T_{DSPCKD\_RSTA; RSTB\_AREG; BREG}$	{RSTA, RSTB} input to {A, B} register CLK	0.34/ 0.10	0.39/ 0.11	0.47/ 0.13	0.53/ 0.34	ns
$T_{DSPDCK\_RSTC\_CREG}/T_{DSPCKD\_RSTC\_CREG}$	RSTC input to C register CLK	0.06/ 0.22	0.07/ 0.24	0.08/ 0.26	0.08/ 0.31	ns
$T_{DSPDCK\_RSTD\_DREG}/T_{DSPCKD\_RSTD\_DREG}$	RSTD input to D register CLK	0.37/ 0.06	0.42/ 0.06	0.50/ 0.07	0.57/ 0.07	ns
$T_{DSPDCK\_RSTM\_MREG}/T_{DSPCKD\_RSTM\_MREG}$	RSTM input to M register CLK	0.18/ 0.18	0.20/ 0.21	0.23/ 0.24	0.24/ 0.29	ns
$T_{DSPDCK\_RSTP\_PREG}/T_{DSPCKD\_RSTP\_PREG}$	RSTP input to P register CLK	0.24/ 0.01	0.26/ 0.01	0.30/ 0.01	0.37/ 0.00	ns
<b>Combinatorial Delays from Input Pins to Output Pins</b>						
$T_{DSPDO\_A\_CARRYOUT\_MULT}$	A input to CARRYOUT output using multiplier	3.21	3.69	4.39	5.60	ns
$T_{DSPDO\_D\_P\_MULT}$	D input to P output using multiplier	3.15	3.61	4.30	5.44	ns
$T_{DSPDO\_A\_P}$	A input to P output not using multiplier	1.30	1.48	1.76	2.10	ns
$T_{DSPDO\_C\_P}$	C input to P output	1.13	1.30	1.55	1.84	ns
<b>Combinatorial Delays from Input Pins to Cascading Output Pins</b>						
$T_{DSPDO\_A; B\_ACOUT; BCOUT}$	{A, B} input to {ACOUT, BCOUT} output	0.47	0.53	0.63	0.75	ns
$T_{DSPDO\_A, B\_CARRYCASOUT\_MULT}$	{A, B} input to CARRYCASOUT output using multiplier	3.44	3.94	4.69	5.96	ns
$T_{DSPDO\_D\_CARRYCASOUT\_MULT}$	D input to CARRYCASOUT output using multiplier	3.36	3.85	4.58	5.77	ns
$T_{DSPDO\_A, B\_CARRYCASOUT}$	{A, B} input to CARRYCASOUT output not using multiplier	1.50	1.72	2.04	2.44	ns
$T_{DSPDO\_C\_CARRYCASOUT}$	C input to CARRYCASOUT output	1.34	1.53	1.83	2.18	ns
<b>Combinatorial Delays from Cascading Input Pins to All Output Pins</b>						
$T_{DSPDO\_ACIN\_P\_MULT}$	ACIN input to P output using multiplier	3.09	3.55	4.24	5.42	ns
$T_{DSPDO\_ACIN\_P}$	ACIN input to P output not using multiplier	1.16	1.33	1.59	2.07	ns
$T_{DSPDO\_ACIN\_ACOUT}$	ACIN input to ACOUT output	0.32	0.37	0.45	0.53	ns
$T_{DSPDO\_ACIN\_CARRYCASOUT\_MULT}$	ACIN input to CARRYCASOUT output using multiplier	3.30	3.79	4.52	5.76	ns
$T_{DSPDO\_ACIN\_CARRYCASOUT}$	ACIN input to CARRYCASOUT output not using multiplier	1.37	1.57	1.87	2.40	ns
$T_{DSPDO\_PCIN\_P}$	PCIN input to P output	0.94	1.08	1.29	1.54	ns
$T_{DSPDO\_PCIN\_CARRYCASOUT}$	PCIN input to CARRYCASOUT output	1.15	1.32	1.57	1.88	ns
<b>Clock to Outs from Output Register Clock to Output Pins</b>						
$T_{DSPCKO\_P\_PREG}$	CLK PREG to P output	0.33	0.35	0.39	0.45	ns
$T_{DSPCKO\_CARRYCASOUT\_PREG}$	CLK PREG to CARRYCASOUT output	0.44	0.50	0.59	0.71	ns

Table 36: Horizontal Clock Buffer Switching Characteristics (BUFH)

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
T <sub>BHCKO_O</sub>	BUFH delay from I to O	0.10	0.11	0.13	0.12	ns
T <sub>BHCKC_CE</sub> /T <sub>BHCKC_CE</sub>	CE pin Setup and Hold	0.20/0.16	0.23/0.20	0.38/0.21	0.28/0.09	ns
<b>Maximum Frequency</b>						
F <sub>MAX_BUHF</sub>	Horizontal clock buffer (BUFH)	741.00	710.00	625.00	560.00	MHz

Table 37: Duty Cycle Distortion and Clock-Tree Skew

Symbol	Description	Device	Speed Grade				Units
			1.0V		0.9V		
			-3	-2/-2L	-1	-2L	
T <sub>DCD_CLK</sub>	Global Clock Tree Duty Cycle Distortion <sup>(1)</sup>	All	0.20	0.20	0.20	0.25	ns
T <sub>CKSKEW</sub>	Global Clock Tree Skew <sup>(2)</sup>	XC7K70T	0.29	0.40	0.40	0.47	ns
		XC7K160T	0.42	0.53	0.57	0.59	ns
		XC7K325T	0.59	0.74	0.79	0.91	ns
		XC7K355T	0.45	0.57	0.59	0.69	ns
		XC7K410T	0.60	0.74	0.79	0.91	ns
		XC7K420T	0.60	0.74	0.79	0.91	ns
		XC7K480T	0.60	0.74	0.79	0.91	ns
T <sub>DCD_BUFIO</sub>	I/O clock tree duty cycle distortion	All	0.12	0.12	0.12	0.12	ns
T <sub>BUFIOSKEW</sub>	I/O clock tree skew across one clock region	All	0.02	0.02	0.02	0.03	ns
T <sub>DCD_BUFR</sub>	Regional clock tree duty cycle distortion	All	0.15	0.15	0.15	0.15	ns

**Notes:**

1. These parameters represent the worst-case duty cycle distortion observable at the I/O flip flops. For all I/O standards, IBIS can be used to calculate any additional duty cycle distortion that might be caused by asymmetrical rise/fall times.
2. The T<sub>CKSKEW</sub> value represents the worst-case clock-tree skew observable between sequential I/O elements. Significantly less clock-tree skew exists for I/O registers that are close to each other and fed by the same or adjacent clock-tree branches. Use the Xilinx Timing Analyzer tools to evaluate clock skew specific to your application.

## MMCM Switching Characteristics

Table 38: MMCM Specification

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
MMCM_F <sub>INMAX</sub>	Maximum Input Clock Frequency	1066.00	933.00	800.00	800.00	MHz
MMCM_F <sub>INMIN</sub>	Minimum Input Clock Frequency	10.00	10.00	10.00	10.00	MHz
MMCM_F <sub>INJITTER</sub>	Maximum Input Clock Period Jitter	< 20% of clock input period or 1 ns Max				
MMCM_F <sub>INDUTY</sub>	Allowable Input Duty Cycle: 10—49 MHz	25.00	25.00	25.00	25.00	%
	Allowable Input Duty Cycle: 50—199 MHz	30.00	30.00	30.00	30.00	%
	Allowable Input Duty Cycle: 200—399 MHz	35.00	35.00	35.00	35.00	%
	Allowable Input Duty Cycle: 400—499 MHz	40.00	40.00	40.00	40.00	%
	Allowable Input Duty Cycle: >500 MHz	45.00	45.00	45.00	45.00	%
MMCM_F <sub>MIN_PSCLK</sub>	Minimum Dynamic Phase Shift Clock Frequency	0.01	0.01	0.01	0.01	MHz
MMCM_F <sub>MAX_PSCLK</sub>	Maximum Dynamic Phase Shift Clock Frequency	550.00	500.00	450.00	450.00	MHz
MMCM_F <sub>VCOMIN</sub>	Minimum MMCM VCO Frequency	600.00	600.00	600.00	600.00	MHz
MMCM_F <sub>VCOMAX</sub>	Maximum MMCM VCO Frequency	1600.00	1440.00	1200.00	1200.00	MHz
MMCM_F <sub>BANDWIDTH</sub>	Low MMCM Bandwidth at Typical <sup>(1)</sup>	1.00	1.00	1.00	1.00	MHz
	High MMCM Bandwidth at Typical <sup>(1)</sup>	4.00	4.00	4.00	4.00	MHz
MMCM_T <sub>STATPHAOFFSET</sub>	Static Phase Offset of the MMCM Outputs <sup>(2)</sup>	0.12	0.12	0.12	0.12	ns
MMCM_T <sub>OUTJITTER</sub>	MMCM Output Jitter	Note 3				
MMCM_T <sub>OUTDUTY</sub>	MMCM Output Clock Duty Cycle Precision <sup>(4)</sup>	0.20	0.20	0.20	0.25	ns
MMCM_T <sub>LOCKMAX</sub>	MMCM Maximum Lock Time	100.00	100.00	100.00	100.00	μs
MMCM_F <sub>OUTMAX</sub>	MMCM Maximum Output Frequency	1066.00	933.00	800.00	800.00	MHz
MMCM_F <sub>OUTMIN</sub>	MMCM Minimum Output Frequency <sup>(5)(6)</sup>	4.69	4.69	4.69	4.69	MHz
MMCM_T <sub>EXTFDVAR</sub>	External Clock Feedback Variation	< 20% of clock input period or 1 ns Max				
MMCM_RST <sub>MINPULSE</sub>	Minimum Reset Pulse Width	5.00	5.00	5.00	5.00	ns
MMCM_F <sub>PFDMAX</sub>	Maximum Frequency at the Phase Frequency Detector with Bandwidth Set to High or Optimized	550.00	500.00	450.00	450.00	MHz
	Maximum Frequency at the Phase Frequency Detector with Bandwidth Set to Low	300.00	300.00	300.00	300.00	MHz
MMCM_F <sub>PFDMIN</sub>	Minimum Frequency at the Phase Frequency Detector	10.00	10.00	10.00	10.00	MHz
MMCM_T <sub>FBDELAY</sub>	Maximum Delay in the Feedback Path	3 ns Max or one CLKIN cycle				
<b>MMCM Switching Characteristics Setup and Hold</b>						
T <sub>MMCMDCK_PSEN</sub> /T <sub>MMCMCKD_PSEN</sub>	Setup and Hold of Phase Shift Enable	1.04/0.00	1.04/0.00	1.04/0.00	1.04/0.00	ns
T <sub>MMCMDCK_PSINCDEC</sub> /T <sub>MMCMCKD_PSINCDEC</sub>	Setup and Hold of Phase Shift Increment/Decrement	1.04/0.00	1.04/0.00	1.04/0.00	1.04/0.00	ns
T <sub>MMCMCKO_PSDONE</sub>	Phase Shift Clock-to-Out of PSDONE	0.59	0.68	0.81	0.78	ns
<b>Dynamic Reconfiguration Port (DRP) for MMCM Before and After DCLK</b>						
T <sub>MMCMDCK_DADDR</sub> /T <sub>MMCMCKD_DADDR</sub>	DADDR Setup/Hold	1.25/0.15	1.40/0.15	1.63/0.15	1.43/0.00	ns, Min
T <sub>MMCMDCK_DI</sub> /T <sub>MMCMCKD_DI</sub>	DI Setup/Hold	1.25/0.15	1.40/0.15	1.63/0.15	1.43/0.00	ns, Min

Table 38: MMCM Specification (Cont'd)

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
T <sub>MMCMDCK_DEN</sub> / T <sub>MMCMCKD_DEN</sub>	DEN Setup/Hold	1.76/0.00	1.97/0.00	2.29/0.00	2.40/0.00	ns, Min
T <sub>MMCMDCK_DWE</sub> / T <sub>MMCMCKD_DWE</sub>	DWE Setup/Hold	1.25/0.15	1.40/0.15	1.63/0.15	1.43/0.00	ns, Min
T <sub>MMCMCKO_DRDY</sub>	CLK to out of DRDY	0.65	0.72	0.99	0.70	ns, Max
F <sub>DCK</sub>	DCLK frequency	200.00	200.00	200.00	100.00	MHz, Max

**Notes:**

1. The MMCM does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
2. The static offset is measured between any MMCM outputs with identical phase.
3. Values for this parameter are available in the Clocking Wizard.  
See [http://www.xilinx.com/products/intellectual-property/clocking\\_wizard.htm](http://www.xilinx.com/products/intellectual-property/clocking_wizard.htm).
4. Includes global clock buffer.
5. Calculated as F<sub>VCO</sub>/128 assuming output duty cycle is 50%.
6. When CLKOUT4\_CASCADE = TRUE, MMCM\_F<sub>OUTMIN</sub> is 0.036 MHz.

**PLL Switching Characteristics**

Table 39: PLL Specification

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
PLL_F <sub>INMAX</sub>	Maximum Input Clock Frequency	1066.00	933.00	800.00	800.00	MHz
PLL_F <sub>INMIN</sub>	Minimum Input Clock Frequency	19.00	19.00	19.00	19.00	MHz
PLL_F <sub>INJITTER</sub>	Maximum Input Clock Period Jitter	< 20% of clock input period or 1 ns Max				
PLL_F <sub>INDUTY</sub>	Allowable Input Duty Cycle: 19—49 MHz	25.00	25.00	25.00	25.00	%
	Allowable Input Duty Cycle: 50—199 MHz	30.00	30.00	30.00	30.00	%
	Allowable Input Duty Cycle: 200—399 MHz	35.00	35.00	35.00	35.00	%
	Allowable Input Duty Cycle: 400—499 MHz	40.00	40.00	40.00	40.00	%
	Allowable Input Duty Cycle: >500 MHz	45.00	45.00	45.00	45.00	%
PLL_F <sub>VCOMIN</sub>	Minimum PLL VCO Frequency	800.00	800.00	800.00	800.00	MHz
PLL_F <sub>VCOMAX</sub>	Maximum PLL VCO Frequency	2133.00	1866.00	1600.00	1600.00	MHz
PLL_F <sub>BANDWIDTH</sub>	Low PLL Bandwidth at Typical <sup>(1)</sup>	1.00	1.00	1.00	1.00	MHz
	High PLL Bandwidth at Typical <sup>(1)</sup>	4.00	4.00	4.00	4.00	MHz
PLL_T <sub>STATPHAOFFSET</sub>	Static Phase Offset of the PLL Outputs <sup>(2)</sup>	0.12	0.12	0.12	0.12	ns
PLL_T <sub>OUTJITTER</sub>	PLL Output Jitter	Note 3				
PLL_T <sub>OUTDUTY</sub>	PLL Output Clock Duty Cycle Precision <sup>(4)</sup>	0.20	0.20	0.20	0.25	ns
PLL_T <sub>LOCKMAX</sub>	PLL Maximum Lock Time	100	100	100	100	μs
PLL_F <sub>OUTMAX</sub>	PLL Maximum Output Frequency	1066.00	933.00	800.00	800.00	MHz
PLL_F <sub>OUTMIN</sub>	PLL Minimum Output Frequency <sup>(5)</sup>	6.25	6.25	6.25	6.25	MHz
PLL_T <sub>EXTFDVAR</sub>	External Clock Feedback Variation	< 20% of clock input period or 1 ns Max				
PLL_RST <sub>MINPULSE</sub>	Minimum Reset Pulse Width	5.00	5.00	5.00	5.00	ns

Table 47: Clock-Capable Clock Input Setup and Hold With PLL

Symbol	Description	Device	Speed Grade				Units
			1.0V		0.9V		
			-3	-2/-2L	-1	-2L	
Input Setup and Hold Time Relative to Clock-Capable Clock Input Signal for SSTL15 Standard. <sup>(1)</sup>							
$T_{PSPLLCC}/T_{PHPLLCC}$	No Delay clock-capable clock input and IFF <sup>(2)</sup> with PLL	XC7K70T	2.75/-0.32	3.04/-0.32	3.33/-0.32	2.42/-0.54	ns
		XC7K160T	2.85/-0.31	3.16/-0.31	3.46/-0.31	2.59/-0.56	ns
		XC7K325T	2.91/-0.27	3.24/-0.27	3.54/-0.27	2.80/-0.56	ns
		XC7K355T	2.79/-0.27	3.12/-0.27	3.40/-0.27	2.67/-0.52	ns
		XC7K410T	2.91/-0.27	3.24/-0.27	3.53/-0.27	2.78/-0.56	ns
		XC7K420T	2.83/-0.20	3.12/-0.20	3.41/-0.20	2.61/-0.50	ns
		XC7K480T	2.83/-0.20	3.12/-0.20	3.41/-0.20	2.61/-0.50	ns

**Notes:**

1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage.
2. IFF = Input Flip-Flop or Latch
3. Use IBIS to determine any duty-cycle distortion incurred using various standards.

Table 48: Data Input Setup and Hold Times Relative to a Forwarded Clock Input Pin Using BUFIN

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
Input Setup and Hold Time Relative to a Forwarded Clock Input Pin Using BUFIN for SSTL15 Standard.						
$T_{PSCS}/T_{PHCS}$	Setup/Hold of I/O clock for HR I/O banks	-0.36/1.36	-0.36/1.50	-0.36/1.70	-0.44/1.87	ns
	Setup/Hold of I/O clock for HP I/O banks	-0.34/1.39	-0.34/1.53	-0.34/1.73	-0.44/1.87	ns

Table 49: Sample Window

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
$T_{SAMP}$	Sampling Error at Receiver Pins <sup>(1)</sup>	0.51	0.56	0.61	0.56	ns
$T_{SAMP\_BUFIN}$	Sampling Error at Receiver Pins using BUFIN <sup>(2)</sup>	0.30	0.35	0.40	0.35	ns

**Notes:**

1. This parameter indicates the total sampling error of the Kintex-7 FPGAs DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the MMCM to capture the DDR input registers' edges of operation. These measurements include:
  - CLK0 MMCM jitter
  - MMCM accuracy (phase offset)
  - MMCM phase shift resolution
These measurements do not include package or clock tree skew.
2. This parameter indicates the total sampling error of the Kintex-7 FPGAs DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the BUFIN clock network and IDELAY to capture the DDR input registers' edges of operation. These measurements do not include package or clock tree skew.

Table 59: GTX Transceiver Receiver Switching Characteristics

Symbol	Description		Min	Typ	Max	Units
$F_{GTXRX}$	Serial data rate	RX oversampler not enabled	0.500	—	$F_{GTXMAX}$	Gb/s
$T_{RXELECIDLE}$	Time for RXELECIDLE to respond to loss or restoration of data		—	10	—	ns
$RX_{OOBVDP}$	OOB detect threshold peak-to-peak		60	—	150	mV
$RX_{SST}$	Receiver spread-spectrum tracking <sup>(1)</sup>	Modulated @ 33 KHz	-5000	—	0	ppm
$RX_{RL}$	Run length (CID)		—	—	512	UI
$RX_{PPMTOL}$	Data/REFCLK PPM offset tolerance	Bit rates ≤ 6.6 Gb/s	-1250	—	1250	ppm
		Bit rates > 6.6 Gb/s and ≤ 8.0 Gb/s	-700	—	700	ppm
		Bit rates > 8.0 Gb/s	-200	—	200	ppm
<b>SJ Jitter Tolerance<sup>(2)</sup></b>						
$JT_{SJ12.5}$	Sinusoidal Jitter (QPLL) <sup>(3)</sup>	12.5 Gb/s	0.3	—	—	UI
$JT_{SJ11.18}$	Sinusoidal Jitter (QPLL) <sup>(3)</sup>	11.18 Gb/s	0.3	—	—	UI
$JT_{SJ10.32}$	Sinusoidal Jitter (QPLL) <sup>(3)</sup>	10.32 Gb/s	0.3	—	—	UI
$JT_{SJ9.95}$	Sinusoidal Jitter (QPLL) <sup>(3)</sup>	9.95 Gb/s	0.3	—	—	UI
$JT_{SJ9.8}$	Sinusoidal Jitter (QPLL) <sup>(3)</sup>	9.8 Gb/s	0.3	—	—	UI
$JT_{SJ8.0}$	Sinusoidal Jitter (QPLL) <sup>(3)</sup>	8.0 Gb/s	0.44	—	—	UI
$JT_{SJ6.6\_QPLL}$	Sinusoidal Jitter (QPLL) <sup>(3)</sup>	6.6 Gb/s	0.48	—	—	UI
$JT_{SJ6.6\_CPLL}$	Sinusoidal Jitter (CPLL) <sup>(3)</sup>	6.6 Gb/s	0.44	—	—	UI
$JT_{SJ5.0}$	Sinusoidal Jitter (CPLL) <sup>(3)</sup>	5.0 Gb/s	0.44	—	—	UI
$JT_{SJ4.25}$	Sinusoidal Jitter (CPLL) <sup>(3)</sup>	4.25 Gb/s	0.44	—	—	UI
$JT_{SJ3.75}$	Sinusoidal Jitter (CPLL) <sup>(3)</sup>	3.75 Gb/s	0.44	—	—	UI
$JT_{SJ3.2}$	Sinusoidal Jitter (CPLL) <sup>(3)</sup>	3.2 Gb/s <sup>(4)</sup>	0.45	—	—	UI
$JT_{SJ3.2L}$	Sinusoidal Jitter (CPLL) <sup>(3)</sup>	3.2 Gb/s <sup>(5)</sup>	0.45	—	—	UI
$JT_{SJ2.5}$	Sinusoidal Jitter (CPLL) <sup>(3)</sup>	2.5 Gb/s <sup>(6)</sup>	0.5	—	—	UI
$JT_{SJ1.25}$	Sinusoidal Jitter (CPLL) <sup>(3)</sup>	1.25 Gb/s <sup>(7)</sup>	0.5	—	—	UI
$JT_{SJ500}$	Sinusoidal Jitter (CPLL) <sup>(3)</sup>	500 Mb/s	0.4	—	—	UI
<b>SJ Jitter Tolerance with Stressed Eye<sup>(2)</sup></b>						
$JT_{TJSE3.2}$	Total Jitter with Stressed Eye <sup>(8)</sup>	3.2 Gb/s	0.70	—	—	UI
$JT_{TJSE6.6}$		6.6 Gb/s	0.70	—	—	UI
$JT_{SJSE3.2}$	Sinusoidal Jitter with Stressed Eye <sup>(8)</sup>	3.2 Gb/s	0.1	—	—	UI
$JT_{SJSE6.6}$		6.6 Gb/s	0.1	—	—	UI

**Notes:**

1. Using RXOUT\_DIV = 1, 2, and 4.
2. All jitter values are based on a bit error ratio of  $1e^{-12}$ .
3. The frequency of the injected sinusoidal jitter is 10 MHz.
4. CPLL frequency at 3.2 GHz and RXOUT\_DIV = 2.
5. CPLL frequency at 1.6 GHz and RXOUT\_DIV = 1.
6. CPLL frequency at 2.5 GHz and RXOUT\_DIV = 2.
7. CPLL frequency at 2.5 GHz and RXOUT\_DIV = 4.
8. Composite jitter with RX and LPM or DFE mode.

Table 65: CPRI Protocol Characteristics

Description	Line Rate (Mb/s)	Min	Max	Units
<b>CPRI Transmitter Jitter Generation</b>				
Total transmitter jitter	614.4	–	0.35	UI
	1228.8	–	0.35	UI
	2457.6	–	0.35	UI
	3072.0	–	0.35	UI
	4915.2	–	0.3	UI
	6144.0	–	0.3	UI
	9830.4	–	Note 1	UI
<b>CPRI Receiver Frequency Jitter Tolerance</b>				
Total receiver jitter tolerance	614.4	0.65	–	UI
	1228.8	0.65	–	UI
	2457.6	0.65	–	UI
	3072.0	0.65	–	UI
	4915.2	0.95	–	UI
	6144.0	0.95	–	UI
	9830.4	Note 1	–	UI

**Notes:**

- Tested per SFP+ specification, see [Table 64](#).

**Integrated Interface Block for PCI Express Designs Switching Characteristics**

More information and documentation on solutions for PCI Express designs can be found at:

<http://www.xilinx.com/technology/protocols/pciexpress.htm>

Table 66: Maximum Performance for PCI Express Designs

Symbol	Description	Speed Grade				Units
		1.0V			0.9V	
		-3	-2/-2L	-1	-2L	
FPIPECLK	Pipe clock maximum frequency	250.00	250.00	250.00	250.00	MHz
FUSERCLK	User clock maximum frequency	500.00	500.00	250.00	250.00	MHz
FUSERCLK2	User clock 2 maximum frequency	250.00	250.00	250.00	250.00	MHz
FRPCLK	DRP clock maximum frequency	250.00	250.00	250.00	250.00	MHz

## Revision History

The following table shows the revision history for this document:

Date	Version	Description
03/01/11	1.0	Initial Xilinx release.
04/01/11	1.1	Added the XC7K355T, XC7K420T, and XC7K480T devices throughout data sheet. Added the extended temperature range discussion to <a href="#">page 1</a> . Updated $V_{CCAUX\_IO}$ in <a href="#">Table 2</a> . Edits to clarify <a href="#">Power-On/Off Power Supply Sequencing</a> power sequencing discussion. Added $I_{CCAUX\_IO}$ and $I_{CCBRAM}$ to <a href="#">Table 6</a> and <a href="#">Table 7</a> . Updated MMCM_ $F_{INDUTY}$ and added $F_{INJITTER}$ , $T_{OUTJITTER}$ , $T_{EXTFDVAR}$ , and <a href="#">Note 3</a> to <a href="#">Table 38</a> . Removed the SBG324 package from <a href="#">Table 50</a> . Updated the <a href="#">Notice of Disclaimer</a> .
10/04/11	1.2	Replaced -1L with -2L throughout this data sheet. Updated Min/Max values and removed Note 5 from <a href="#">Table 2</a> . Clarified <a href="#">Power-On/Off Power Supply Sequencing</a> power sequencing discussion including adding $T_{VCO2VCCAUX}$ to <a href="#">Table 8</a> . Updated $V_{ICM}$ in <a href="#">Table 12</a> and <a href="#">Table 13</a> . Added Note 1 to table 12. Updated <a href="#">Table 69</a> including adding <a href="#">Note 1</a> . Added <i>Absolute Maximum Ratings for GTX Transceivers</i> . Revised the reference clock maximum frequency ( $F_{GCLK}$ ) in <a href="#">Table 55</a> . Added <a href="#">Table 57</a> . Added LVTTL and removed SSTL135_II and SSTL15_II specifications from <a href="#">Table 19</a> . Removed HSTL_III from <a href="#">Table 20</a> . Removed the <i>I/O Standard Adjustment Measurement Methodology</i> section. Use IBIS for more accurate information and measurements. Updated $T_{IDELAYPAT\_JIT}$ in <a href="#">Table 26</a> . Added $T_{AS}/T_{AH}$ to <a href="#">Table 28</a> . Added $T_{RDCK\_DI\_WF\_NC}/T_{RCKD\_DI\_WF\_NC}$ and $T_{RDCK\_DI\_RF}/T_{RCKD\_DI\_RF}$ to <a href="#">Table 31</a> . Completely updated <a href="#">Table 68</a> . Updated the <a href="#">AC Switching Characteristics</a> in <a href="#">Table 19</a> , <a href="#">Table 20</a> , <a href="#">Table 21</a> , <a href="#">Table 22</a> , <a href="#">Table 23</a> , <a href="#">Table 24</a> , <a href="#">Table 26</a> through <a href="#">Table 38</a> , <a href="#">Table 40</a> though <a href="#">Table 37</a> , and <a href="#">Table 67</a> .
11/03/11	1.3	Revised the $V_{OCM}$ specification in <a href="#">Table 12</a> . Updated the <a href="#">AC Switching Characteristics</a> based upon the ISE 13.3 v1.02 speed specification throughout document including <a href="#">Table 19</a> and <a href="#">Table 20</a> . Added MMCM_ $T_{FBDELAY}$ while adding MMCM_ to the symbol names of a few specifications in <a href="#">Table 38</a> and PLL to the symbol names in <a href="#">Table 39</a> . In <a href="#">Table 40</a> through <a href="#">Table 47</a> , updated the pin-to-pin descriptions with the SSTL15 standard. Updated units in <a href="#">Table 49</a> .
02/13/12	1.4	Updated summary description on <a href="#">page 1</a> . In <a href="#">Table 2</a> , revised $V_{CCO}$ for the 3.3V HR I/O banks and updated $T_j$ . Added typical values to <a href="#">Table 3</a> . Updated the notes in <a href="#">Table 6</a> . Added MGTAVCC, MGTAVTT, and MGTVCCAUX power supply ramp times to <a href="#">Table 8</a> . Rearranged <a href="#">Table 9</a> , added Mobile_DDR, HSTL_I_18, HSTL_II_18, HSUL_12, SSTL135_R, SSTL15_R, and SSTL12 and removed DIFF_SSTL135, DIFF_SSTL18_I, DIFF_SSTL18_II, DIFF_HSTL_I, and DIFF_HSTL_II. Added <a href="#">Table 10</a> and <a href="#">Table 11</a> . Revised the specifications in <a href="#">Table 12</a> and <a href="#">Table 13</a> . Updated the <a href="#">eFUSE Programming Conditions</a> section and removed the endurance table. Added the <a href="#">IO_FIFO</a> <a href="#">Switching Characteristics</a> table. Revised $I_{CCADC}$ and updated <a href="#">Note 1</a> in <a href="#">Table 67</a> . Revised DDR LVDS transmitter data width in <a href="#">Table 16</a> . Updated the <a href="#">AC Switching Characteristics</a> based upon the ISE 13.4 v1.03 speed specification throughout document. Removed notes from <a href="#">Table 28</a> as they are no longer applicable. Updated specifications in <a href="#">Table 68</a> . Updated <a href="#">Note 1</a> in <a href="#">Table 37</a> . In the <a href="#">GTX Transceiver DC Input and Output Levels</a> section: Revised $V_{IN}$ , and added $I_{DCIN}$ and $I_{DCOUT}$ to <a href="#">Table 51</a> . Added <a href="#">Note 4</a> to <a href="#">Table 53</a> . In <a href="#">Table 55</a> , revised $F_{GCLK}$ , removed $T_{PHASE}$ , and added $T_{DLOCK}$ . Revised specifications and added <a href="#">Note 2</a> to <a href="#">Table 57</a> . Added <a href="#">Table 58</a> and <a href="#">Table 59</a> along with <a href="#">GTX Transceiver Protocol Jitter Characteristics</a> in <a href="#">Table 60</a> through <a href="#">Table 65</a> .
05/23/12	1.5	Reorganized entire data sheet including adding <a href="#">Table 44</a> and <a href="#">Table 48</a> . Updated $T_{SOL}$ in <a href="#">Table 1</a> . Updated $I_{BATT}$ and added $R_{IN\_TERM}$ to <a href="#">Table 3</a> . Added values to <a href="#">Table 6</a> and <a href="#">Table 7</a> . Updated <a href="#">Power-On/Off Power Supply Sequencing</a> , <a href="#">page 6</a> with regards to GTX transceivers. Updated many parameters in <a href="#">Table 9</a> including SSTL135 and SSTL135_R. Removed $V_{OX}$ column and added DIFF_HSUL_12 to <a href="#">Table 11</a> . Updated $V_{OL}$ in <a href="#">Table 12</a> . Updated <a href="#">Table 16</a> and removed notes 2 and 3. Updated <a href="#">Table 17</a> . Updated the <a href="#">AC Switching Characteristics</a> based upon the ISE 14.1 v1.04 for the -3, -2, -2L (1.0V), -1, and -2L (0.9V) speed specifications throughout the document. In <a href="#">Table 31</a> , updated <a href="#">Reset Delays</a> section including <a href="#">Note 10</a> and <a href="#">Note 11</a> . Added data for $T_{LOCK}$ and $T_{DLOCK}$ in <a href="#">Table 55</a> . Updated many of the XADC specifications in <a href="#">Table 67</a> and added <a href="#">Note 2</a> . Updated and moved <i>Dynamic Reconfiguration Port (DRP) for MMCM Before and After DCLK</i> section from <a href="#">Table 68</a> to <a href="#">Table 38</a> and <a href="#">Table 39</a> .