

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Obsolete
FR60 RISC
32-Bit Single-Core
80MHz
CANbus, EBI/EMI, I ² C, LINbus, UART/USART
DMA, I ² S, LVD, WDT
175
1MB (1M x 8)
FLASH
-
64K x 8
3V ~ 5.5V
A/D 12x10b
External
-40°C ~ 105°C (TA)
Surface Mount
216-LQFP
216-LQFP (24x24)
https://www.e-xfl.com/product-detail/infineon-technologies/mb91f467mapmc-gsk5e2

MB91460M Series



Contents

Product Lineup	4
Pin Assignment	5
Pin Description	6
I/O Circuit Types	
Handling Devices	
Notes On Debugger	28
Block Diagram	29
Features	30
Internal architecture	30
Programming model	31
Registers	32
Embedded Program/Data Memory (Flash)	35
Flash features	35
Operation modes	35
Flash access in CPU mode	36
Parallel Flash programming mode	39
Memory Space	41
Memory Map	42

I/O Map	43
Interrupt Vector Table	80
Recommended Settings	85
PLL and Clockgear settings	85
Clock Modulator settings	86
Electrical Characteristics	90
Absolute maximum ratings	90
Recommended operating conditions	92
DC characteristics	93
A/D converter characteristics	96
FLASH memory program/erase characteristics .	100
AC characteristics	101
Ordering Information	124
Package Dimension	
Main Changes	126
Document History	127



Pin no.	Pin name	I/O	I/O circuit type*	Function
	P15_1			General-purpose input/output ports.
188	OCU1	I/O	D	Waveform output pin of output compare OCU 1.
	TOT1			Output pin of reload timer RLT 1.
	P15_2			General-purpose input/output ports.
189	OCU2	I/O D		Waveform output pin of output compare OCU 2.
	TOT2			Output pin of reload timer RLT 2.
	P15_3			General-purpose input/output ports.
190	OCU3	I/O	D	Waveform output pin of output compare OCU 3.
	ТОТ3			Output pin of reload timer RLT 3.
	P24_6			General-purpose input/output ports.
193	INT6	I/O	D	Request input pin of external interrupt ch.6.
	SDA3			Serial data input/output pin of I ² C 3.
	P24_7			General-purpose input/output ports.
194	INT7	I/O	D	Request input pin of external interrupt ch.7.
	SCL3			Serial clock input/output pin of I ² C 3.
105	P40_0	I/O	С	General-purpose input/output ports.
195	SDA4	1/0		Serial data input/output pin of I ² C 4.
196	P40_1	I/O C		General-purpose input/output ports.
190	SCL4	1/0		Serial clock input/output pin of I ² C 4.
197	P40_2	I/O	С	General-purpose input/output ports.
191	SDA5	1/0		Serial data input/output pin of I ² C 5.
198	P40_3	1/0	С	General-purpose input/output ports.
190	SCL5	1/0		Serial clock input/output pin of I ² C 5.
199	P40_4	I/O	С	General-purpose input/output ports.
199	SDA6	1/0		Serial data input/output pin of I ² C 6.
200	P40_5	I/O	С	General-purpose input/output ports.
200	SCL6	1/0		Serial clock input/output pin of I ² C 6.
201	P23_4	I/O	D	General-purpose input/output ports.
201	INT10	1/0		Request input pin of external interrupt ch.10.
202	P23_6	I/O	D	General-purpose input/output ports.
202	INT11	1/0		Request input pin of external interrupt ch.11.
203	P22_0	I/O	D	General-purpose input/output ports.
200	INT12	1/0	<i>U</i>	Request input pin of external interrupt ch.12.
204	P22_1	I/O	D	General-purpose input/output ports.
20 4	INT14	1/0	<i>U</i>	Request input pin of external interrupt ch.14. Exclusive from P22_4.



5. Handling Devices

Preventing Latch-up

Latch-up may occur in a CMOS IC if a voltage higher than V_{CC} or less than V_{SS} is applied to an input or output pin or if a voltage exceeding the rating is applied between VCC and VSS pins.

If latch-up occurs, the power supply current increases rapidly, sometimes resulting in thermal breakdown of the device. Therefore, be very careful not to apply voltages in excess of the absolute maximum ratings.

Handling of unused input pins

If unused input pins are left open, abnormal operation may result. Any unused input pins should be connected to pull-up or pull-down resistor (2 $K\Omega$ or more) or enable internal pull up or pull down resistors before setting the global port enable bit.

Unused input and output pins need to leave open at the output state, or treat the same as for the input pin when they are at the input state.

Power supply pins

The MB91460M series has multiple of VCC and VSS pins.

The device is designed such that pins necessary to be at the same potential are interconnected internally to prevent malfunctions such as latch-up. However, all of these pins must be connected externally to the power supply or ground in order to minimize undesired electromagnetic radiation, prevent strobe signal malfunctions due to the rise in ground level, and conform to the total output current rating.

Moreover, connect the current supply source with the VCC and VSS pins of this device at the low impedance.

It is also recommended that a ceramic capacitor of around 0.1 µF be connected as a bypass capacitor between the VCC and VSS pins at a location close to the device.

This series has a built-in regulator. Connect a bypass capacitor of 4.7 µF to C_1 and C_2 pins for the regulator.

Crystal oscillator circuit

Noise in proximity to the X0 (X0A) and X1 (X1A) pins can cause the device to operate abnormally. Printed circuit boards should be designed so that the X0 (X0A) and X1 (X1A) pins, and crystal oscillator (or ceramic oscillator), as well as bypass capacitors connected to ground, are placed as close together as possible. When the signal wires for transmitting from X0 and X1 pins are pulled along, use the circuit with them shielded on board. Be careful especially when a pin next to X0 pin is used.

It is recommended that the printed circuit board layout be designed such that the X0 and X1 pins or X0A and X1A pins are surrounded by ground plane for the stable operation. Sub clock is also needed when dual clock product is used as single clock product. Please request the oscillator manufacturer to evaluate the oscillational characteristics of the crystal and this device.

Treatment of NC and OPEN pins

Pins marked as NC and OPEN must be left open-circuit.

Mode pins (MD0 to MD4)

These pins should be connected directly to Vcc or Vss. To prevent the device from entering test mode accidentally due to noise, minimize the lengths of the patterns between each mode pin and Vcc or Vss on the printed circuit board as possible and connect them with low impedance.

Especially, MD3 must be directly connected to Vss with 0 Ω .

Operation at Start-up

Be sure to execute the setting initialized reset (INIT) with INITX pin immediately after start-up.

Hold the "L" level input to the INITX pin during the stabilization wait time immediately after the power on to ensure the stabilization wait time as required by the oscillator circuit (the stabilization wait time is initialized to the minimum value when INIT is asserted to reset using the INITX pin).

Note on oscillator input at power-on

At power-on, ensure that the clock is input until the oscillator stabilization wait time has elapsed.

Notes on operating in PLL clock mode

If the oscillator is disconnected or the clock input stops when the PLL clock is selected, the microcontroller may continue to operate at the free-running frequency of the self-oscillating circuit of the PLL. However, this self-running operation cannot be guaranteed.



Notes on PS register

As the PS register is processed in advance by some instructions, when the debugger is being used, the exception handling described below may result in execution breaking in an interrupt handling routine or the displayed values of the flags in the PS register being updated.

As the microcontroller is designed to carry out reprocessing correctly upon returning from such an EIT event, the operation before and after the EIT always proceeds according to specification.

- The following behavior may occur if any of the following occurs in the instruction immediately after a DIV0U/DIV0S instruction:
 - · a user interrupt is accepted;
 - single-step execution is performed;
 - or execution breaks due to a data event or from the emulator menu.
 - 1. D0 and D1 flags are updated in advance.
 - 2. An EIT handling routine (user interrupt or emulator) is executed.
 - 3. Upon returning from the EIT, the DIV0U/DIV0S instruction is executed and the D0 and D1 flags are updated to the same values as those in 1).
- The following behavior occurs when an ORCCR, STILM, MOV Ri or PS instruction is executed to enable a user interrupt while that interrupt is in the active state.
 - 4. The PS register is updated in advance.
 - 5. An EIT handling routine (user interrupt) is executed.
 - 6. Upon returning from the EIT, the above instructions are executed and the PS register is updated to the same value as in 4.

Watchdog timer

The watchdog timer built in this model monitors a program and resets the CPU if the reset defer function is not executed within a certain period of time or the program runs out of control. Once the function of the watchdog timer is enabled, the watchdog timer keeps on operating program until it resets the CPU.

As an exception, the watchdog timer defers a reset automatically under the condition in which the CPU stops executing the program. For those conditions to which this exception applies, see "Chapter 20 Watch dog timer in Hardware manual".

Frequency fluctuation

This chip which contains PLL can switch divide-by-two external clock to PLL output fast clock. The clock gear function which is built in this model prevents consumption power from increasing rapidly at this time.

Serial communication

There is a possibility to receive wrong data due to noise or other causes on the serial communication. Therefore, design a printed circuit board so as to avoid noise.

Consider receiving of wrong data when designing the system. For example, apply a checksum to detect an error. If an error is detected, retransmit the data.

Write to registers which include a status flag (1)

Be careful not to accidentally clear a status flag, when writing into registers which include a status flag (especially the interrupt request flag).

Take notice that a flag of a status bit is not cleared and the control bit is set to the expected value at writing.

When overwriting the control bit structured by multiple bits simultaneously, it is not possible to use the bit manipulation instruction. As a result, it is necessary to access data with usual byte/half word/word when writing to both a control bit and a status flag simultaneously. At this time, be careful not to accidentally clear other bits (bits in a status flag).

Almost all registers shown below include multiple control bits and status flags.

- TBCR
- OSCR
- TCCS0, TCCS1
- ICS01
- TMCSR0, TMCSR1, TMCSR2, TMCSR3
- PCN0, PCN1, PCN2, PCN3, PCN4, PCN5
- ADCSL0, ADCSL1

Note: It is not necessary to take special care when overwriting a single bit by the bit manipulation instruction.



6. Notes On Debugger

Execution of the RETI Command

If an interrupt occurs frequently during step execution, the corresponding interrupt handling routine is executed repeatedly after step execution. As the result of that, the main routine and low-interrupt-level programs will not be executed. Do not perform the step execution of RETI instruction to prevent this issue.

Disable the corresponding interrupt and execute debugger when the corresponding interrupt routine no longer needs debugging.

Operand break

Do not set the access to the areas containing the address of system stack pointer as a target of data event break.

Flash security

DSU4 will not be available due to security issues when Flash security is used.

Shutdown mode

It is impossible to execute debugger in the shutdown mode.

Document Number: 002-04615 Rev. *A Page 28 of 128

Page 35 of 128



8. Embedded Program/Data Memory (Flash)

8.1 Flash features

- MB91F467MA: 1088 Kbytes (16 × 64 Kbytes + 8 × 8 Kbytes = 8.7 Mbits)
- · Programmable wait state for read/write access
- Flash and Boot security with security vector at 0014:8000_H to 0014:800F_H
- Basic specification: Same as MBM29LV400TC (except size and part of sector configuration)

8.2 Operation modes

- 1. 64-bit CPU mode
 - CPU reads and executes programs in word (32-bit) length units.
 - Flash writing is not possible.
 - Actual Flash Memory access is performed in d-word (64-bit) length units.
- 2. 32-bit CPU mode:
 - Actual Flash Memory access is performed in word (32-bit) length units.
- 3. 16-bit CPU mode:
 - CPU reads and writes in half-word (16-bit) length units.
 - Program execution from the Flash is not possible.
 - Actual Flash Memory access is performed in half-word (16-bit) length units.

Document Number: 002-04615 Rev. *A



Adduses		Reç	gister		- Block	
Address	+ 0	+1	+ 2	+ 3		
000090 _H to 0000CC _H			Reserved			
0000D0 _H	IBCR0 [R/W] 00000000	IBSR0 [R] 00000000	ITBAH0 [R/W] 00	ITBAL0 [R/W] 00000000		
0000D4 _H	ITMKH0 [R/W] 0011	11 11111111 011111111 -0000000				
0000D8 _H	Reserved	IDAR0 [R/W] 00000000	ICCR0 [R/W] -0011111	Reserved		
0000DC _H	IBCR1 [R/W] 00000000	IBSR1 [R] 00000000	ITBAH1 [R/W] 00	ITBAL1 [R/W] 00000000		
0000E0 _H	ITMKH1 [R/W] 0011	ITMKL1 [R/W] 11111111	ISMK1 [R/W] 01111111	ISBA1 [R/W] -0000000	I ² C 1	
0000E4 _H	Reserved	IDAR1 [R/W] 00000000	ICCR1 [R/W] -0011111	Reserved		
0000E8 _H to 0000FC _H		Reserved				
000100 _H		0 [R/W] 00010000	Reserved	GCN20 [R/W] 0000	PPG Control 0-3	
000104 _H		1 [R/W] 00010000	Reserved	GCN21 [R/W] 0000	PPG Control 4-7	
000108 _H , 00010C _H		Res	erved		Reserved	
000110 _H		R00 [R] 11111111		R00 [W]	PPG 0	
000114 _H		00 [W] XXXXXXXX	PCNH00 [R/W] 0000000-	PCNL00 [R/W] 000000-0	PPG U	
000118 _H		R01 [R] 11111111		01 [W] XXXXXXXX	PPG 1	
00011C _H		01 [W] XXXXXXXX	PCNH01 [R/W] 0000000-	PCNL01 [R/W] 000000-0	FFU I	
000120 _H	PTMR02 [R] PCSR02 [W] 11111111 11111111 XXXXXXXX XXXXXXX				PPG 2	
000124 _H		02 [W] XXXXXXXX	PCNH02 [R/W] 0000000-	PCNL02 [R/W] 000000-0	FFG 2	
000128 _H		R03 [R] 11111111		03 [W] XXXXXXXX	DDC 2	
00012C _H		03 [W] XXXXXXXX	PCNH03 [R/W] 0000000-	PCNL03 [R/W] 000000-0	PPG 3	



Address			Block		
Address	+ 0	+1	+ 2	+ 3	- BIOCK
000D00 _H	PDRD00 [R] XXXXXXXX	PDRD01 [R] XXXXXXXX	Rese		
000D04 _H	Reserved	PDRD05 [R] XXXXXXXX	PDRD06 [R] XXXXXXXX	PDRD07 [R] XXXXXXXX	
000D08 _H	PDRD08 [R] XXXXXX	PDRD09 [R] -XXXXXXX	PDRD10 [R] -XXXXXXX	PDRD11 [R] XX	
000D0C _H	Reserved	PDRD13 [R] XXX	PDRD14 [R] XXXX	PDRD15 [R] XXXXXX	
000D10 _H	PDRD16 [R] XXXXXXXX	PDRD17 [R] XXXXXXXX	PDRD18 [R] -XXX-XXX	PDRD19 [R] -XXX-XXX	
000D14 _H	PDRD20 [R] -XXX-XXX	PDRD21 [R] -XXX-XXX	PDRD22 [R] XXXXXXXX	PDRD23 [R] -X-XXXXX	Port Data Direct Read Register [R-bus]
000D18 _H	PDRD24 [R] XXXXXXXX		Reserved		[11.555]
000D1C _H	PDRD28 [R] XXXX	PDRD29 [R] XXXXXXXX	Rese	erved	
000D20 _H	Reserved			PDRD35 [R] XXX	
000D24 _H	PDRD36 [R] XXX-XX	Reserved	PDRD38 [R] XX	PDRD39 [R] XXXXXXXX	
000D28 _H	PDRD40 [R] XXXXXXXX				
000D2C _H to 000D3C _H		Reserved			



Addess			Disale		
Address	+ 0	+ 1	+ 2	+ 3	Block
000D80 _H	PFR00 [R/W] 11111111	PFR01 [R/W] 11111111	Rese	erved	
000D84 _H	Reserved	PFR05 [R/W] 11111111	PFR06 [R/W] 11111111	PFR07 [R/W] 11111111	
000D88 _H	PFR08 [R/W] 111111	PFR09 [R/W] -1111111	PFR10 [R/W] -1111111	PFR11 [R/W] 00	
000D8C _H	Reserved	PFR13 [R/W] 000	PFR14 [R/W] 0000	PFR15 [R/W] 000000	
000D90 _H	PFR16 [R/W] 0	PFR17 [R/W] 00000000	PFR18 [R/W] -000-000	PFR19 [R/W] -000-000]
000D94 _H	PFR20 [R/W] -000-000	PFR21 [R/W] -000-000	PFR22 [R/W] 00000000	PFR23 [R/W] -0-00000	Port Function Register [R-bus]
000D98 _H	PFR24 [R/W] 00000000		Reserved		- [[(500]
000D9C _H	PFR28 [R/W] 0000	PFR29 [R/W] 00000000	Rese	erved	
000DA0 _H		Reserved		PFR35 [R/W] 000	
000DA4 _H	PFR36 [R/W] 000-00	Reserved	PFR38 [R/W] 00	PFR39 [R/W] 00000000	
000DA8 _H	PFR40 [R/W] 00000000		Reserved		
000DAC _H to 000DBC _H		Rese	erved		Reserved
000DC0 _H , 000DC4 _H		Rese	erved		
000DC8 _H	Rese	erved	EPFR10 [R/W] 000	Reserved	-
000DCC _H	Reserved	EPFR13 [R/W] 0	EPFR14 [R/W] 0000	EPFR15 [R/W] 0000	-
000DD0 _H	EPFR16 [R/W] 0	Reserved	EPFR18 [R/W] -0000-	EPFR19 [R/W] -00	Port Expansion Function Register [R-bus]
000DD4 _H	EPFR20 [R/W] -00	EPFR21 [R/W] -00	EPFR22 [R/W] 0-0-	Reserved	- [iv 603]
000DD8 _H , 000DDC _H					
000DE0 _H					
000DE4 _H to 000DFC _H			Reserved		
* *					(Continued)



Address		Register					
Address	+ 0	+ 1	+ 2	+ 3	Block		
006034 _H to 00603C _H							
006040 _H			R0 [R/W] 0 00000000 00000000				
006044 _H			R0 [R/W] 00000000 00000000				
006048 _H			CR0 [R] 00 00000000 00000000				
00604C _H			CR0 [R/W] 00 00000000 00000000				
006050 _H							
006054 _H							
006058 _H							
00605C _H			MediaLB				
006060 _H		CECR2 [R/W] 0000000- 00000000 000000000					
006064 _H		CSCR2 [R/W] 100000 00000000 00000000					
006068 _H			CR2 [R]				
00606C _H							
006070 _H							
006074 _H							
006078 _H							
00607C _H			CR3 [R/W]				



Adduses	Address Register						
Address	+ 0	+1	+ 2	+ 3	Block		
00C100 _H		1 [R/W] 00000001		R1 [R/W] 00 00000000			
00C104 _H		NT1 [R] 00000000		R1 [R/W] 1 00000001	CAN1		
00C108 _H	INTR1 [R] 00000000 00000000			R1 [R/W] 00 X0000000	Control Register		
00C10C _H		1 [R/W] 00000000		YNC1 [R] X XXXXXXXX			
00C110 _H		Q1 [R/W] 00000001		SK1 [R/W] 00 00000000			
00C114 _H		21 [R/W] 11111111	IF1MSK11 [R/W] 11111111 11111111				
00C118 _H		21 [R/W] 00000000	IF1AR 0000000				
00C11C _H		R1 [R/W] 00000000	Reserved				
00C120 _H		11 [R/W] 00000000	IF1DTA21 [R/W] 00000000 00000000		CAN1		
00C124 _H		11 [R/W] 00000000		B21 [R/W] 00 00000000	IF 1 Register		
00C128 _H , 00C12C _H							
		21 [R/W] 00000000		A11 [R/W] 00 00000000			
00C134 _H	O134 _H IF1DTB21 [R/W] 00000000 00000000			IF1DTB11 [R/W] 00000000 00000000			
00C138 _H , 00C13C _H			(0.01/10001)				



Address		Diagle						
Address	+ 0	+1	+ 2	+ 3	Block			
00C1B8 _H to 00C1FC _H		Reserved						
00C200 _H to 00EFFC _H		Reserved						
00F000 _H			RL [R/W] 1111100 00000000					
00F004 _H			AT [R/W] 00000000 100000					
00F008 _H			AC [R] 0000000 00000000					
00F00C _H		BOAC [R] 00000000 00000000						
00F010 _H		BIRQ [R/W] 00000000 00000000						
00F014 _H to 00F01C _H		Reserved						
00F020 _H		BCR0 [R/W] 00000000 00000000						
00F024 _H		BCR1 [R/W] 00000000 00000000						
00F028 _H		BCR2 [R/W] 00000000 00000000						
00F02C _H		BCR3 [R/W] 00000000 000000000						
00F030 _H to 00F07C _H		Re	served		(Continue di			




	Interrup	t number	Interrupt level*1		Interrupt vector*2		
Interrupt	Decimal	Hexa- decimal	Setting Register	Register address	Offset	Default Vector address	RN
System reserved *3	64	40 _H	(10004)	(450)	2FC _H	000FFEFC _H	
System reserved *3	65	41 _H	(ICR24)	(458 _H)	2F8 _H	000FFEF8 _H	
LIN-USART (FIFO) 4 RX	66	42 _H	ICDOF	450	2F4 _H	000FFEF4 _H	10, 56
LIN-USART (FIFO) 4 TX	67	43 _H	ICR25	459 _H	2F0 _H	000FFEF0 _H	11, 57
LIN-USART (FIFO) 5 RX	68	44 _H	ICR26	45A _H	2EC _H	000FFEEC _H	12, 58
LIN-USART (FIFO) 5 TX	69	45 _H			2E8 _H	000FFEE8 _H	13, 59
LIN-USART (FIFO) 6 RX	70	46 _H	ICD07	450	2E4 _H	000FFEE4 _H	60
LIN-USART (FIFO) 6 TX	71	47 _H	ICR27	45B _H	2E0 _H	000FFEE0 _H	61
LIN-USART (FIFO) 7 RX	72	48 _H	IODOO	450	2DC _H	000FFEDC _H	62
LIN-USART (FIFO) 7 TX	73	49 _H	ICR28	45C _H	2D8 _H	000FFED8 _H	63
I ² C 0 / I ² C 2	74	4A _H	10000	450	2D4 _H	000FFED4 _H	
I ² C 1 / I ² C 3	75	4B _H	ICR29	45D _H	2D0 _H	000FFED0 _H	
LIN-USART (LIN) 8 RX	76	4C _H	IODOO	455	2CC _H	000FFECC _H	64
LIN-USART (LIN) 8 TX	77	4D _H	ICR30	45E _H	2C8 _H	000FFEC8 _H	65
I ² C 4 / I ² C 6	78	4E _H	10004	455	2C4 _H	000FFEC4 _H	
I ² C 5 / I ² C 7	79	4F _H	ICR31	45F _H	2C0 _H	000FFEC0 _H	
Reserved	80	50 _H	ICD22	400	2BC _H	000FFEBC _H	
Reserved	81	51 _H	ICR32	460 _H	2B8 _H	000FFEB8 _H	
FIFO buffer	82	52 _H	ICD22	464	2B4 _H	000FFEB4 _H	
Reserved	83	53 _H	ICR33	461 _H	2B0 _H	000FFEB0 _H	
Reserved	84	54 _H	ICD24	400	2AC _H	000FFEAC _H	
Reserved	85	55 _H	ICR34	462 _H	2A8 _H	000FFEA8 _H	
Reserved	86	56 _H	ICDAE	400	2A4 _H	000FFEA4 _H	
Reserved	87	57 _H	ICR35	463 _H	2A0 _H	000FFEA0 _H	
MediaLB	88	58 _H	ICD26	464	29C _H	000FFE9C _H	
I ² S ERROR	89	59 _H	ICR36	464 _H	298 _H	000FFE98 _H	
I ² S EVEN	90	5A _H	10007	405	294 _H	000FFE94 _H	125
I ² S ODD	91	5B _H	ICR37	465 _H	290 _H	000FFE90 _H	126
Input Capture 0	92	5C _H	ICD20	460	28C _H	000FFE8C _H	80
Input Capture 1	93	5D _H	ICR38	466 _H	288 _H	000FFE88 _H	81
Input Capture 2	94	5E _H	ICD20	467	284 _H	000FFE84 _H	82
Input Capture 3	95	5F _H	ICR39	467 _H	280 _H	000FFE80 _H	83



Modulation Degree (k)	Random No (N)	CMPR [hex]	center clk [MHz]	Fmin [MHz]	Fmax [MHz]	Remarks
1	7	02ED _H	48	39.6	60.9	
1	9	032C _H	48	37.7	66.1	
1	11	036B _H	48	35.9	72.3	
1	13	03AA _H	48	34.3	79.9	
2	3	046E _H	48	41.8	56.4	
2	5	04AC _H	48	37.7	66.1	
2	7	04EA _H	48	34.3	79.9	
3	3	066D _H	48	39.6	60.9	
3	5	06AA _H	48	34.3	79.9	
4	3	086C _H	48	37.7	66.1	
5	3	0A6B _H	48	35.9	72.3	
6	3	0C6A _H	48	34.3	79.9	
1	3	026F _H	44	40.6	48.1	
1	5	02AE _H	44	38.4	51.6	
1	7	02ED _H	44	36.4	55.7	
1	9	032C _H	44	34.6	60.4	
1	11	036B _H	44	33	66.1	
1	13	03AA _H	44	31.5	73	
2	3	046E _H	44	38.4	51.6	
2	5	04AC _H	44	34.6	60.4	
2	7	04EA _H	44	31.5	73	
3	3	066D _H	44	36.4	55.7	
3	5	06AA _H	44	31.5	73	
4	3	086C _H	44	34.6	60.4	
5	3	0A6B _H	44	33	66.1	
6	3	0C6A _H	44	31.5	73	
1	3	026F _H	40	37	43.6	
1	5	02AE _H	40	34.9	46.8	
1	7	02ED _H	40	33.1	50.5	
1	9	032C _H	40	31.5	54.8	
1	11	036B _H	40	30	59.9	
1	13	03AA _H	40	28.7	66.1	
1	15	03E9 _H	40	27.4	73.7	
2	3	046E _H	40	34.9	46.8	



- Note that if the +B signal is input when the microcontroller is off (not fixed at 0 V), power is supplied through the +B input pin; therefore, the microcontroller may partially operate.
- Note that if the +B signal is input at power-on, since the power is supplied through the pin, the power-on reset may not function in the power supply voltage.
- Do not leave +B input pins open.
- · Example of recommended circuit:



- *3: Maximum output current is defined as the value of the peak current flowing through any one of the corresponding pins.
- *4: Average output current is defined as the value of the average current flowing through any one of the corresponding pins for a 100 ms period. The average value is the operation current × the operation ratio.
- *5: Total average output current is defined as the value of the average current flowing through all of the corresponding pins for a 100 ms period. The average value is the operation current × the operation ratio.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

Document Number: 002-04615 Rev. *A Page 91 of 128



 $(T_A = -40^{\circ}C \text{ to } + 105^{\circ}C, V_{CC}5 = \underline{5.0 \text{ V} \pm 10\%}, V_{CC}3 = \underline{3.3 \text{ V} \pm 10\%}, V_{SS} = AV_{SS} = 0.0 \text{ V})$


Parameter	Symbol	Pin name	Condition	Value			Unit	Domoniko
Parameter			Condition	Min	Тур	Max	Unit	Remarks
Input leakage current	I _{IL}	All input pins	$V_{CC}5 = 5 \text{ V}$ $V_{CC}3 = AV_{CC}3 = 3.3 \text{ V}$ $V_{SS} < V_I < V_{CC}5/3$	-5	_	+ 5	μA	
Input capacitance 1	C _{IN}	Other than VCC5, VCC3, VSS, AVCC3, AVSS, AVRH, C_1, C_2	_		5	15	pF	
Pull-up resistance	R _{UP}	INITX, Pins with pull-up resistance	_	25	50	100	kΩ	
Pull-down resistance	R _{DOWN}	Pins with pull-down resistance	_	25	50	100	kΩ	
Output "H" voltage	V _{OH1}	5/3 V pin	$V_{CC}5 = 5.0 \text{ V}, I_{OH} = -5.0 \text{ mA}$ $V_{CC}5 = 3.3 \text{ V}, I_{OH} = -2.0 \text{ mA}$	V _{CC} 5 - 0.5	_	_	V	
	V _{OH2}	3 V pin	$V_{CC}3 = 3.3 \text{ V}, I_{OH} = -4.0 \text{ mA}$	V _{CC} 3 - 0.5	_	_	V	
	V _{OH3}	MediaLB pin	$V_{CC}3 = 3.3 \text{ V}, I_{OH} = -6.0 \text{ mA}$	2.0	_	_	V	
Output "L" voltage	V _{OL1}	5/3 Vpin	$V_{CC}5 = 5.0 \text{ V}, I_{OL} = 5.0 \text{ mA}$ $V_{CC}5 = 3.3 \text{ V}, I_{OL} = 2.0 \text{ mA}$	_	_	0.4	V	
	V _{OL2}	3 Vpin	V _{CC} 3 = 3.3 V, I _{OL} = 4.0 mA	_	_	0.4	V	
	V _{OL3}	MediaLB pin	$V_{CC}3 = 3.3 \text{ V}, I_{OL} = 6.0 \text{ mA}$	_	_	0.4	V	



Synchronous write access - Non-byte control type

(Vcc3 = $3.3 \text{ V} \pm 10\%$, Vss = 0.0 V, $T_A = -40^{\circ}\text{C}$ to + 105°C)

					=	=		
Parameter	Symbol	Pin name	Condition		Unit			
Faranieter	Symbol			Min	Тур	Max	Oilit	
SYSCLK ↑ →WRnX delay	t _{CLWRL}	SYSCLK WEX		- 6	_	+ 6		
313CLK →WKIIX delay	t _{CLWRH}			- 6	_	+ 6		
Data Valid →WRnX↓ setup	t _{DSWRL}	WEX D31 to D16		_	0	_	no	
WRnX ↑ →Valid data hold	t _{WRHDH}	WEX D31 to D16	_	_	t _{CLKT}	_	ns	
SYSCLK ↓ →CSnX delay	t _{CLCSL}	SYSCLK CSnX			- 6	_	+ 6	
OTOOLIN \$ -JOHN delay	t _{CLCSH}				- 6	_	+ 6	






RDY wait cycle insertion

(Vcc3 = 3.3 V \pm 10%, Vss = 0.0 V, T_A = -40° C to + 105°C)

Parameter	Symbol	Din name	Pin name Value		Unit	
Faranieter	Symbol	Pili liaille	Min	Max	Oilit	
RDY setup time	t _{RDYS}	SYSCLK RDY	40	_	ns	
RDY hold time	t _{RDYH}	SYSCLK RDY	0	_	ns	





Bus hold timing

 $(Vcc3 = 3.3 V \pm 10\%, Vss = 0.0 V, T_A = -40^{\circ}C to + 105^{\circ}C)$

Parameter	Symbol	Pin name	Condition		Unit		
Farameter				Min	Тур	Max	Unit
SYSCLK ↓ →BGRNTX	t _{CLBGL}	SYSCLK			2 × t _{CLKT}		
delay	t _{CLBGH} BGRNTX		_	2 × t _{CLKT}	_		
	t _{AXBGL} MCLKE, MCLKI A23 to A0 RDX, ASX t _{BGHAV} WRnX, WE	MCLKI	_	_	t _{CLKT}		ns
Bus High-Z→BGRNTX ↓		A23 to A00 RDX, ASX WRnX, WEX CSnX, BAAX		_	t _{CLKT}		

Note: Keep BRQ high until bus is enabled (recognized by the falling edge of BGRNTX). Keep BRQ high during the bus retention period.

The rising edge of BGRNTX recognizes whether bus is enabled after releasing the bus (setting BRQ to Low).

