

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product StatusActiveCore ProcessorARMe Cortex@-M3Core Size32-Bit Single-CoreSpeed24MEzConnectivityPC, IrDA, LINbus, SPI, UART/USARTPeripheralsDMA, PDR, POR, PVD, PWM, Temp Sensor, WDTNumber of I/O37Program Memory Size128KB (128K x 8)Program Memory TypeFLASHEEROM Size-Nufage - Supply (Vcc/Vdd)2V ~ 3.6VVoltage - Supply (Vcc/Vdd)Voltage - Supple - Que ConstructionOperating Temperature-Mounting TypeSurface MountProgram Grego-Surface Mount-Surface Mou		
Core Size32-Bit Single-CoreSpeed24MHzConnectivityPC, IrDA, LINbus, SPI, UART/USARTPeripheralsDMA, PDR, POR, PVD, PWM, Temp Sensor, WDTNumber of I/O37Program Memory Size128KB (128K x 8)Program Memory TypeFLASHEEPROM Size-Nutage - Supply (Vcc/Vdd)2V ~ 3.6VData ConvertersA/D 10x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case48-LQFPSupplier Device Package-	Product Status	Active
Speed24MHzConnectivityPC, IrDA, LINbus, SPI, UART/USARTPeripheralsDMA, PDR, PVD, PWM, Temp Sensor, WDTNumber of I/O37Program Memory Size128KB (128K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size8K x 8Voltage - Supply (Vcc/Vdd)2V ~ 3.6VData ConvertersA/D 10x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case8k-LQFPSurface Mount-	Core Processor	ARM® Cortex®-M3
ConnectivityPC, IrDA, LINbus, SPI, UART/USARTPeripheralsDMA, PDR, POR, PVD, PWM, Temp Sensor, WDTNumber of I/O37Program Memory Size128KB (128K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size8K x 8Voltage - Supply (Vcc/Vdd)2V ~ 3.6VData ConvertersA/D 10x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case48-LQFP	Core Size	32-Bit Single-Core
PeripheralsDMA, PDR, POR, PVD, PWM, Temp Sensor, WDTNumber of I/O37Program Memory Size128KB (128K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size8K x 8Voltage - Supply (Vcc/Vdd)2V ~ 3.6VData ConvertersA/D 10x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case48-LQFPSupplier Device Package-	Speed	24MHz
Number of I/O37Program Memory Size128KB (128K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size8K x 8Voltage - Supply (Vcc/Vdd)2V ~ 3.6VData ConvertersA/D 10x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case88-LQFPSuppler Device Package-	Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Program Memory Size128KB (128K × 8)Program Memory TypeFLASHEEPROM Size-RAM Size8K × 8Voltage - Supply (Vcc/Vdd)2V ~ 3.6VData ConvertersA/D 10x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting Type8k-LQFPSuppler Device Package-	Peripherals	DMA, PDR, POR, PVD, PWM, Temp Sensor, WDT
Program Memory TypeFLASHEEPROM Size-RAM Size&K x 8Voltage - Supply (Vcc/Vdd)2V ~ 3.6VData ConvertersA/D 10x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case48-LQFPSupplier Device Package-	Number of I/O	37
EEPROM Size-RAM Size8K × 8Voltage - Supply (Vcc/Vdd)2V ~ 3.6VData ConvertersA/D 10x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case48-LQFPSupplier Device Package-	Program Memory Size	128KB (128K x 8)
RAM Size8K x 8Voltage - Supply (Vcc/Vdd)2V ~ 3.6VData ConvertersA/D 10x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case48-LQFPSupplier Device Package-	Program Memory Type	FLASH
Voltage - Supply (Vcc/Vdd)2V ~ 3.6VData ConvertersA/D 10x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case48-LQFPSupplier Device Package-	EEPROM Size	·
Data ConvertersA/D 10x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case48-LQFPSupplier Device Package-	RAM Size	8K x 8
Oscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case48-LQFPSupplier Device Package-	Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Operating Temperature -40°C ~ 85°C (TA)   Mounting Type Surface Mount   Package / Case 48-LQFP   Supplier Device Package -	Data Converters	A/D 10x12b; D/A 2x12b
Mounting TypeSurface MountPackage / Case48-LQFPSupplier Device Package-	Oscillator Type	Internal
Package / Case 48-LQFP   Supplier Device Package -	Operating Temperature	-40°C ~ 85°C (TA)
Supplier Device Package -	Mounting Type	Surface Mount
	Package / Case	48-LQFP
Purchase URL https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f100cbt6b	Supplier Device Package	-
	Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f100cbt6b

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





Figure 2. Clock tree

1. To have an ADC conversion time of 1.2  $\mu s,$  APB2 must be at 24 MHz.



# 3 Pinouts and pin description









Figure 4. STM32F100xx value line LQFP64 pinout

### Figure 5. STM32F100xx value line LQFP48 pinout





DocID16455 Rev 9


	1	2	3	4	5	6 IFBGA	7	8
A	• /PC14-, 0\&C32_lNT	, PC13-, AMPER-RT	( PB9 )	( PB4 )	(PB3)	(PA15)	(PA14)	(PA13)
в	, PC15-, OSC32_OUT	VBAT)	( PB8 )	воото	(PD2)	(PC11)	(PC10)	(PA12)
C	OSC_IN	VSS_4	( PB7 )	(PB5)	(PC12)	(PA10)	( PA9 )	(PA11)
D	OSC_OUT	VDD_4	(PB6)	,VSS_3	Vss_2	,Vss_1;	(PA8)	(PC9)
E	(NRST)	(PC1)	(PC0)	'VDD_3'	VDD_2'	, V <sub>DD_1</sub> ,	(PC7)	(PC8)
F	(VSSA)	(PC2)	(PA2 )	(PA5)	(PB0)	(PC6)	(PB15)	(PB14)
G	WREF+	PĄO-WKŲP	( PA3 )	(PA6)	(PB1)	(PB2)	(PB10)	(PB13)
н	V <sub>DDA</sub> ,	( PA1 )	(PA4)	PA7	( PC4 )	(PC5)	(PB11)	(PB12)
								Al1549

Figure 6. STM32F100xx value line TFBGA64 ballout


Table 4. Low & medium-density STM32F100xx pin definitions

	Pi	ns				2)		Alternate functions	
LQFP100	LQFP64	TFBGA64	LQFP48	Pin name	Type <sup>(1)</sup>	I / O level <sup>(2)</sup>	Main function <sup>(3)</sup> (after reset)	Default	Remap
1	-	-	-	PE2	I/O	FT	PE2	TRACECLK	-
2	-	-	-	PE3	I/O	FT	PE3	TRACED0	-
3	-	-	-	PE4	I/O	FT	PE4	TRACED1	-
4	-	-	-	PE5	I/O	FT	PE5	TRACED2	-
5	-	-	-	PE6	I/O	FT	PE6	TRACED3	-
6	1	B2	1	V <sub>BAT</sub>	S	-	V <sub>BAT</sub>	-	-
7	2	A2	2	PC13-TAMPER-RTC <sup>(5)</sup>	I/O	-	PC13 <sup>(6)</sup>	TAMPER-RTC	-
8	3	A1	3	PC14-OSC32_IN <sup>(5)</sup>	I/O	-	PC14 <sup>(6)</sup>	OSC32_IN	-





### 5.1.6 Power supply scheme





**Caution:** In *Figure 10*, the 4.7  $\mu$ F capacitor must be connected to V<sub>DD3</sub>.








Figure 15. Typical current consumption in Stop mode with regulator in Run mode versus temperature at  $V_{DD}$  = 3.3 V and 3.6 V







### Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 22*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Note: For  $C_{L1}$  and  $C_{L2}$  it is recommended to use high-quality ceramic capacitors in the 5 pF to 15 pF range selected to match the requirements of the crystal or resonator.  $C_{L1}$  and  $C_{L2}$  are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of  $C_{L1}$  and  $C_{L2}$ .

Load capacitance  $C_L$  has the following formula:  $C_L = C_{L1} \times C_{L2} / (C_{L1} + C_{L2}) + C_{stray}$  where  $C_{stray}$  is the pin capacitance and board or trace PCB-related capacitance. Typically, it is between 2 pF and 7 pF.

For further details, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.

**Caution:** To avoid exceeding the maximum value of  $C_{L1}$  and  $C_{L2}$  (15 pF) it is strongly recommended to use a resonator with a load capacitance  $C_L \le 7$  pF. Never use a resonator with a load capacitance of 12.5 pF.

**Example:** if you choose a resonator with a load capacitance of  $C_L$  = 6 pF, and  $C_{stray}$  = 2 pF, then  $C_{L1}$  =  $C_{L2}$  = 8 pF.

Symbol	Parameter	Conditions		Min	Тур	Мах	Unit
R <sub>F</sub>	Feedback resistor		-	-	5	-	MΩ
$C_{L1} C_{L2}^{(2)}$	Recommended load capacitance versus equivalent serial resistance of the crystal $(R_S)^{(3)}$	R <sub>S</sub>	-	-	15	pF	
l <sub>2</sub>	LSE driving current	V <sub>DD</sub> = 3	-	-	1.4	μA	
9 <sub>m</sub>	Oscillator transconductance		5	-	-	µA/V	
		V <sub>DD</sub> is stabilized	T <sub>A</sub> = 50 °C	-	1.5	-	
			T <sub>A</sub> = 25 °C	-	2.5	-	- S
			T <sub>A</sub> = 10 °C	-	4	-	
t (4)			T <sub>A</sub> = 0 °C	-	6	-	
t <sub>SU(LSE)</sub> <sup>(4)</sup>	Startup time		T <sub>A</sub> = -10 °C	-	10	-	
			T <sub>A</sub> = -20 °C	-	17	-	
			T <sub>A</sub> = -30 °C	-	32	-	
			T <sub>A</sub> = -40 °C	-	60	-	

Table 22. LSE oscillator characteristics  $(f_{LSE} = 32.768 \text{ kHz})^{(1)}$ 

1. Guaranteed by characterization results.

2. Refer to the note and caution paragraphs above the table.

- The oscillator selection can be optimized in terms of supply current using an high quality resonator with small R<sub>S</sub> value for example MSIV-TIN32.768 kHz. Refer to crystal manufacturer for more details
- 4. t<sub>SU(LSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer



## 5.3.9 Memory characteristics

### Flash memory

The characteristics are given at  $T_{\text{A}}$  = –40 to 105  $^{\circ}\text{C}$  unless otherwise specified.

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Тур	Max <sup>(1)</sup>	Unit
t <sub>prog</sub>	16-bit programming time	T <sub>A</sub> = -40 to +105 °C	40	52.5	70	μs
t <sub>ERASE</sub>	Page (1 KB) erase time	T <sub>A</sub> = -40 to +105 °C	20	-	40	ms
t <sub>ME</sub>	Mass erase time	$T_A = -40$ to +105 °C	20	-	40	ms
		Read mode f <sub>HCLK</sub> = 24 MHz, V <sub>DD</sub> = 3.3 V	-	-	20	mA
I <sub>DD</sub>	Supply current	Write / Erase modes f <sub>HCLK</sub> = 24 MHz, V <sub>DD</sub> = 3.3 V	-	-	5	mA
		Power-down mode / Halt, $V_{DD}$ = 3.0 to 3.6 V	-	-	50	μA
V <sub>prog</sub>	Programming voltage	-	2	-	3.6	V

Table 27	. Flash	memory	characteristics
----------	---------	--------	-----------------

1. Guaranteed by design.

Symbol	Parameter	Conditions		Value	Unit	
Symbol	Farameter	Conditions	Min <sup>(1)</sup>	Тур	Max	Onit
N <sub>END</sub>	Endurance	$T_A = -40$ to +85 °C (6 suffix versions) $T_A = -40$ to +105 °C (7 suffix versions)	10	-	-	kcycles
		1 kcycle <sup>(2)</sup> at T <sub>A</sub> = 85 °C	30	-	-	
t <sub>RET</sub>	Data retention	1 kcycle <sup>(2)</sup> at T <sub>A</sub> = 105 °C	10	-	-	Years
		10 kcycles <sup>(2)</sup> at T <sub>A</sub> = 55 °C	20	-	-	

#### Table 28. Flash memory endurance and data retention

1. Based on characterization not tested in production.

2. Cycling performed over the whole temperature range.



### **Electromagnetic Interference (EMI)**

The electromagnetic field emitted by the device is monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Symbol	Parameter	Conditions	Monitored frequency band	Max vs. [f <sub>HSE</sub> /f <sub>HCLK</sub> ] 8/24 MHz	Unit
		$V_{DD} = 3.6 \text{ V}, T_A = 25^{\circ}\text{C},$ LQFP100 package compliant with SAE J1752/3	0.1 MHz to 30 MHz	9	
c c	Peak level		30 MHz to 130 MHz	16	dBµV
S <sub>EMI</sub>	Peak level		130 MHz to 1GHz	19	
			SAE EMI Level	4	-

### 5.3.11 Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

### Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts  $\times$  (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

Table 31.	ESD	absolute	maximum	ratings

Symbol	Ratings	Conditions	Class	Maximum value <sup>(1)</sup>	Unit
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	$T_A = +25 \ ^{\circ}C$ conforming to JESD22-A114	2	2000	V
V <sub>ESD(CDM)</sub>	Electrostatic discharge voltage (charge device model)	$T_A = +25 \ ^{\circ}C$ conforming to JESD22-C101	Ш	500	v

1. Based on characterization results, not tested in production.

### Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD78 IC latch-up standard.

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	$T_A = +105$ °C conforming to JESD78	II level A

### Table 32. Electrical sensitivities



### **Output voltage levels**

Unless otherwise specified, the parameters given in *Table 35* are derived from tests performed under the ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 8*. All I/Os are CMOS and TTL compliant.

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>OL</sub> <sup>(1)</sup>	Output Low level voltage for an I/O pin when 8 pins are sunk at the same time	CMOS port <sup>(2)</sup> I <sub>IO</sub> = +8 mA,	-	0.4	V
V <sub>OH</sub> <sup>(3)</sup>	Output High level voltage for an I/O pin when 8 pins are sourced at the same time	$1_{O} - 40$ mA, 2.7 V < V <sub>DD</sub> < 3.6 V	V <sub>DD</sub> -0.4	-	
V <sub>OL</sub> <sup>(1)</sup>	Output low level voltage for an I/O pin when 8 pins are sunk at the same time	TTL port <sup>(2)</sup> I <sub>IO</sub> = +8 mA	-	0.4	V
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin when 8 pins are sourced at the same time	2.7 V < V <sub>DD</sub> < 3.6 V	2.4	-	v
V <sub>OL</sub> <sup>(1)</sup>	Output low level voltage for an I/O pin when 8 pins are sunk at the same time	l <sub>IO</sub> = +20 mA <sup>(4)</sup>	-	1.3	V
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin when 8 pins are sourced at the same time	2.7 V < V <sub>DD</sub> < 3.6 V	V <sub>DD</sub> -1.3	-	v
V <sub>OL</sub> <sup>(1)</sup>	Output low level voltage for an I/O pin when 8 pins are sunk at the same time	I <sub>IO</sub> = +6 mA <sup>(4)</sup>	-	0.4	V
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin when 8 pins are sourced at the same time	2 V < V <sub>DD</sub> < 2.7 V	V <sub>DD</sub> -0.4	-	v


1. The I<sub>IO</sub> current sunk by the device must always respect the absolute maximum rating specified in *Table 6* and the sum of I<sub>IO</sub> (I/O ports and control pins) must not exceed I<sub>VSS</sub>.

2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

3. The I<sub>IO</sub> current sourced by the device must always respect the absolute maximum rating specified in Table 6 and the sum of I<sub>IO</sub> (I/O ports and control pins) must not exceed I<sub>VDD</sub>.

4. Based on characterization data, not tested in production.





#### Figure 26. I/O AC characteristics definition

#### 5.3.14 **NRST** pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R<sub>PU</sub> (see Table 34).

Unless otherwise specified, the parameters given in Table 37 are derived from tests performed under the ambient temperature and  $V_{\text{DD}}$  supply voltage conditions summarized in Table 8.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IL(NRST)</sub> <sup>(1)</sup>	NRST Input low level voltage	-	-0.5	-	0.8	v
V <sub>IH(NRST)</sub> <sup>(1)</sup>	NRST Input high level voltage	-	2	-	V <sub>DD</sub> +0.5	v
V <sub>hys(NRST)</sub>	NRST Schmitt trigger voltage hysteresis	-	-	200	-	mV
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(2)</sup>	$V_{IN} = V_{SS}$	30	40	50	kΩ
V <sub>F(NRST)</sub> <sup>(1)</sup>	NRST Input filtered pulse	-	-	-	100	ns
V <sub>NF(NRST)</sub> <sup>(1)</sup>	NRST Input not filtered pulse	-	300	-	-	ns

Table 37.	NRST	pin	characteristics
10010 011		P	0110100100100

1. Guaranteed by design.

The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to 2. the series resistance must be minimum (~10% order).



## 5.3.16 Communications interfaces

### I<sup>2</sup>C interface characteristics

Unless otherwise specified, the parameters given in *Table 39* are derived from tests performed under the ambient temperature,  $f_{PCLK1}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Table 8*.

The STM32F100xx value line I<sup>2</sup>C interface meets the requirements of the standard I<sup>2</sup>C communication protocol with the following restrictions: the I/O pins SDA and SCL are mapped to are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and V<sub>DD</sub> is disabled, but is still present.

The I<sup>2</sup>C characteristics are described in *Table 39*. Refer also to *Section 5.3.12: I/O current injection characteristics* for more details on the input/output alternate function characteristics (SDA and SCL).

Symbol	Parameter	Standard r	node l <sup>2</sup> C <sup>(1)</sup>	Fast mode	Unit	
Symbol	Faidilleter	Min	Max	Min	Max	Unit
t <sub>w(SCLL)</sub>	SCL clock low time	4.7	-	1.3	-	
t <sub>w(SCLH)</sub>	SCL clock high time	4.0	-	0.6	-	μs
t <sub>su(SDA)</sub>	SDA setup time	250	-	100	-	
t <sub>h(SDA)</sub>	SDA data hold time	0	-	0	900 <sup>(3)</sup>	
t <sub>r(SDA)</sub> t <sub>r(SCL)</sub>	SDA and SCL rise time	-	1000	-	300	ns
t <sub>f(SDA)</sub> t <sub>f(SCL)</sub>	SDA and SCL fall time	-	300	-	300	
t <sub>h(STA)</sub>	Start condition hold time	4.0	-	0.6	-	
t <sub>su(STA)</sub>	Repeated Start condition setup time	4.7	-	0.6	-	μs
t <sub>su(STO)</sub>	Stop condition setup time	4.0	-	0.6	-	μs
t <sub>w(STO:STA)</sub>	Stop to Start condition time (bus free)	4.7	-	1.3	-	μs
Cb	Capacitive load for each bus line	-	400	-	400	pF

Table 39, I <sup>2</sup> C	characterist	ics
----------------------------	--------------	-----

1. Guaranteed by design.

f<sub>PCLK1</sub> must be at least 2 MHz to achieve standard mode I<sup>2</sup>C frequencies. It must be at least 4 MHz to achieve fast mode I<sup>2</sup>C frequencies. It must be a multiple of 10 MHz to reach the 400 kHz maximum I2C fast mode clock.

3. The maximum Data hold time has only to be met if the interface does not stretch the low period of SCL signal.



### **SPI interface characteristics**

Unless otherwise specified, the parameters given in *Table 41* are derived from tests performed under the ambient temperature,  $f_{PCLKx}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Table 8*.

Refer to Section 5.3.12: I/O current injection characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>scк</sub>		Master mode	-	12	
1/t <sub>c(SCK)</sub>	SPI clock frequency	Slave mode	-	12	MHz
t <sub>r(SCK)</sub> t <sub>f(SCK)</sub>	SPI clock rise and fall time	Capacitive load: C = 30 pF		8	ns
DuCy(SCK)	SPI slave input clock duty cycle	Slave mode	30	70	%
t <sub>su(NSS)</sub> <sup>(1)</sup>	NSS setup time	Slave mode	4t <sub>PCLK</sub>	-	
t <sub>h(NSS)</sub> <sup>(1)</sup>	NSS hold time	Slave mode	2t <sub>PCLK</sub>	-	
t <sub>w(SCKH)</sub> <sup>(1)</sup> t <sub>w(SCKL)</sub> <sup>(1)</sup>	SCK high and low time	Master mode, f <sub>PCLK</sub> = 24 MHz, presc = 4	50	60	
t <sub>su(MI)</sub> (1)	Data input setup time	Master mode	5	-	
t <sub>su(MI)</sub> (1) t <sub>su(SI)</sub> (1)		Slave mode	5	-	
t <sub>h(MI)</sub> <sup>(1)</sup>	Data input hold time	Master mode	5	-	
t <sub>h(SI)</sub> <sup>(1)</sup>		Slave mode	4	-	ns
t <sub>a(SO)</sub> <sup>(1)(2)</sup>	Data output access time	Slave mode, f <sub>PCLK</sub> = 24 MHz	0	3t <sub>PCLK</sub>	
t <sub>dis(SO)</sub> <sup>(1)(3)</sup>	Data output disable time	Slave mode	2	10	
t <sub>v(SO)</sub> <sup>(1)</sup>	Data output valid time	Slave mode (after enable edge)	-	25	
t <sub>v(MO)</sub> <sup>(1)</sup>	Data output valid time	Master mode (after enable edge)	-	5	
t <sub>h(SO)</sub> <sup>(1)</sup>		Slave mode (after enable edge)	15	-	1
t <sub>h(MO)</sub> <sup>(1)</sup>	Data output hold time	Master mode (after enable edge)	2	-	1

1. Guaranteed by characterization results.

2. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.

3. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z






Figure 31. SPI timing diagram - master mode<sup>(1)</sup>

1. Measurement points are done at CMOS levels:  $0.3V_{DD}$  and  $0.7V_{DD}$ .

### HDMI consumer electronics control (CEC)

Refer to *Section 5.3.12: I/O current injection characteristics* for more details on the input/output alternate function characteristics.

### 5.3.17 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 42* are derived from tests performed under the ambient temperature,  $f_{PCLK2}$  frequency and  $V_{DDA}$  supply voltage conditions summarized in *Table 8*.

Note: It is recommended to perform a calibration after each power-up.



Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
$V_{DDA}$	Power supply	-	2.4	-	3.6	V
$V_{REF^+}$	Positive reference voltage	-	2.4	-	V <sub>DDA</sub>	V
I <sub>VREF</sub>	Current on the V <sub>REF</sub> input pin	-	-	160 <sup>(1)</sup>	220 <sup>(1)</sup>	μA
f <sub>ADC</sub>	ADC clock frequency	-	0.6	-	12	MHz
f <sub>S</sub> <sup>(2)</sup>	Sampling rate	-	0.05	-	1	MHz
<b>f</b> (2)		f <sub>ADC</sub> = 12 MHz	-	-	705	kHz
f <sub>TRIG</sub> <sup>(2)</sup>	External trigger frequency	-	-	-	17	1/f <sub>ADC</sub>
V <sub>AIN</sub> <sup>(3)</sup>	Conversion voltage range	-	0 (V <sub>SSA</sub> tied to ground)	-	$V_{REF}$ +	V
$R_{AIN}^{(2)}$	External input impedance	See <i>Equation 1</i> and <i>Table 43</i> for details	-	-	50	κΩ
$R_{ADC}^{(2)}$	Sampling switch resistance	-	-	-	1	κΩ
C <sub>ADC</sub> <sup>(2)</sup>	Internal sample and hold capacitor	-	-	-	8	pF
<b>•</b> (2)	Calibratian time	f <sub>ADC</sub> = 12 MHz	6.9		μs	
t <sub>CAL</sub> <sup>(2)</sup>	Calibration time	-	8	3		1/f <sub>ADC</sub>
<b>↓</b> (2)	Injection trigger conversion	f <sub>ADC</sub> = 12 MHz	-	-	0.25	μs
t <sub>lat</sub> (2)	latency	-	-	-	3 <sup>(4)</sup>	1/f <sub>ADC</sub>
t (2)	Regular trigger conversion	f <sub>ADC</sub> = 12 MHz	-	-	0.166	μs
t <sub>latr</sub> (2)	latency	-	-	-	2 <sup>(4)</sup>	1/f <sub>ADC</sub>
+ (2)	O annu lin a time a	6 40 MUL	0.125	-	20.0	μs
t <sub>S</sub> <sup>(2)</sup>	Sampling time	f <sub>ADC</sub> = 12 MHz	1.5	-	239.5	1/f <sub>ADC</sub>
t <sub>STAB</sub> <sup>(2)</sup>	Power-up time	-	0	0	1	μs
	<b>T</b> ( )	f <sub>ADC</sub> = 12 MHz	1.17	-	21	μs
t <sub>CONV</sub> <sup>(2)</sup>	Total conversion time (including sampling time)	-	14 to 252 (t <sub>S</sub> for sa successive approx	for sampling +12.5 for approximation)		1/f <sub>ADC</sub>

Table 42. ADC characteristic	CS
------------------------------	----

1. Based on characterization results, not tested in production.

2. Guaranteed by design.

 V<sub>REF+</sub> can be internally connected to V<sub>DDA</sub> and V<sub>REF-</sub> can be internally connected to V<sub>SSA</sub>, depending on the package. Refer to *Table 4: Low & medium-density STM32F100xx pin definitions* and *Figure 6* for further details.

4. For external triggers, a delay of 1/f<sub>PCLK2</sub> must be added to the latency specified in *Table 42*.

### Equation 1: R<sub>AIN</sub> max formula:

$$R_{AIN} < \frac{I_{S}}{f_{ADC} \times C_{ADC} \times \ln(2^{N+2})} - R_{ADC}$$


The above formula (*Equation 1*) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).



### **Device marking for LQFP64**

The following figure gives an example of topside marking and pin 1 position identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.



#### Figure 42. LQFP64 marking example (package top view)

 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.



Symbol		millimeters			inches <sup>(1)</sup>			
	Min	Тур	Max	Min	Тур	Мах		
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835		
E3	-	5.500	-	-	0.2165	-		
е	-	0.500	-	-	0.0197	-		
L	0.450	0.600	0.750	0.0177	0.0236	0.0295		
L1	-	1.000	-	-	0.0394	-		
k	0°	3.5°	7°	0°	3.5°	7°		
CCC	-	-	0.080	-	-	0.0031		

### Table 52. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package mechanical data (continued)

1. Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 47. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package

1. Dimensions are expressed in millimeters.



### 6.5.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the ordering information scheme shown in *Table 54: Ordering information scheme*.

Each temperature range suffix corresponds to a specific guaranteed ambient temperature at maximum dissipation and, to a specific maximum junction temperature.

As applications do not commonly use the STM32F10xxx at maximum dissipation, it is useful to calculate the exact power consumption and junction temperature to determine which temperature range will be best suited to the application.

The following examples show how to calculate the temperature range needed for a given application.

### Example: high-performance application

Assuming the following application conditions:

Maximum ambient temperature  $T_{Amax} = 82$  °C (measured according to JESD51-2), I<sub>DDmax</sub> = 50 mA, V<sub>DD</sub> = 3.5 V, maximum 20 I/Os used at the same time in output at low level with I<sub>OL</sub> = 8 mA, V<sub>OL</sub>= 0.4 V and maximum 8 I/Os used at the same time in output mode at low level with I<sub>OL</sub> = 20 mA, V<sub>OL</sub>= 1.3 V

P<sub>INTmax =</sub> 50 mA × 3.5 V= 175 mW

P<sub>IOmax = 20</sub> × 8 mA × 0.4 V + 8 × 20 mA × 1.3 V = 272 mW

This gives:  $P_{INTmax}$  = 175 mW and  $P_{IOmax}$  = 272 mW

P<sub>Dmax =</sub> 175 + 272 = 447 mW

Thus: P<sub>Dmax</sub> = 447 mW

Using the values obtained in *Table 53* T<sub>Jmax</sub> is calculated as follows:

- For LQFP64, 45 °C/W

T<sub>Jmax</sub> = 82 °C + (45 °C/W × 447 mW) = 82 °C + 20.1 °C = 102.1 °C

This is within the range of the suffix 6 version parts ( $-40 < T_J < 105 \text{ °C}$ ).

In this case, parts must be ordered at least with the temperature range suffix 6 (see *Table 54: Ordering information scheme*).

### Example 2: High-temperature application

Using the same rules, it is possible to address applications that run at high ambient temperatures with a low dissipation, as long as junction temperature  $T_J$  remains within the specified range.

Assuming the following application conditions:

Maximum ambient temperature  $T_{Amax} = 115 \text{ °C}$  (measured according to JESD51-2),  $I_{DDmax} = 20 \text{ mA}$ ,  $V_{DD} = 3.5 \text{ V}$ , maximum 20 I/Os used at the same time in output at low level with  $I_{OL} = 8 \text{ mA}$ ,  $V_{OL} = 0.4 \text{ V}$   $P_{INTmax} = 20 \text{ mA} \times 3.5 \text{ V} = 70 \text{ mW}$   $P_{IOmax} = _{20} \times 8 \text{ mA} \times 0.4 \text{ V} = 64 \text{ mW}$ This gives:  $P_{INTmax} = 70 \text{ mW}$  and  $P_{IOmax} = 64 \text{ mW}$ :  $P_{Dmax} = 70 + 64 = 134 \text{ mW}$ s:  $P_{Dmax} = -124 \text{ mW}$ 

Thus: P<sub>Dmax</sub> = 134 mW

DocID16455 Rev 9



# 7 Ordering information scheme

#### Table 54. Ordering information scheme

Example:	STM32 F 100 C 6	Т	6	В	ххх
Device femily					
Device family					
STM32 = ARM-based 32-bit microcontroller					
Product type					
F = General-purpose					
Device subfamily					
100 = value line					
Pin count					
C = 48 pins					
R = 64 pins					
V = 100 pins					
Flash memory size					
4 = 16 Kbytes of Flash memory					
6 = 32 Kbytes of Flash memory					
8 = 64 Kbytes of Flash memory					
B = 128 Kbytes of Flash memory					
Package					
T = LQFP					
H = BGA					
Temperature range					
6 = Industrial temperature range, -40 to 85 °C					
7 = Industrial temperature range, $-40$ to 105 °C					
Internal code					
В					
Options					

xxx = programmed parts

TR = tape and real

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.



Date	Revision	Changes
		Revision history corrected.
30-Mar-2010	3	Updated Table 6: Current characteristics Values and note updated in Table 16: Typical current consumption in Run mode, code with data processing running from Flash and Table 17: Typical current consumption in Sleep mode, code running from Flash or RAM.
		Updated Table 15: Typical and maximum current consumptions in Stop and Standby modes Added Figure 14: Typical current consumption on VBAT with RTC on vs. temperature at different VBAT values Typical consumption for ADC1 corrected in Table 18: Peripheral
		<i>current consumption.</i> <i>Maximum current consumption</i> and <i>Typical current consumption</i> : frequency conditions corrected. <i>Output driving current</i> corrected. Updated <i>Table 30: EMI characteristics</i> f <sub>ADC</sub> max corrected in <i>Table 42: ADC characteristics</i> . Small text changes.
06-May-2010	4	Updated Table 31: ESD absolute maximum ratings on page 55 and Table 32: Electrical sensitivities on page 56 Updated Table 44: ADC accuracy - limited test conditions on page 70 and Table 45: ADC accuracy on page 70
12-Jul-2010	5	Updated Table 24: LSI oscillator characteristics on page 51 Updated Table 44: ADC accuracy - limited test conditions on page 70 and Table 45: ADC accuracy on page 70
04-Apr-2011	6	Updated <i>Figure 2: Clock tree</i> to add FLITF clock Updated footnotes below <i>Table 5: Voltage characteristics on page 33</i> and <i>Table 6: Current characteristics on page 34</i> Updated tw min in <i>Table 19: High-speed external user clock</i> <i>characteristics on page 46</i> Updated startup time in <i>Table 22: LSE oscillator characteristics (fLSE</i> = 32.768 kHz) on page 49 Updated <i>Table 23: HSI oscillator characteristics on page 50</i> Added Section 5.3.12: I/O current injection characteristics on page 56 Updated <i>Table 34: I/O static characteristics on page 57</i> Corrected TTL and CMOS designations in <i>Table 35: Output voltage</i> <i>characteristics on page 60</i> Removed note on remapped characteristics from <i>Table 41: SPI</i> <i>characteristics on page 66</i>

### Table 55. Document revision history (continued)



