



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	24MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	DMA, PDR, POR, PVD, PWM, Temp Sensor, WDT
Number of I/O	51
Program Memory Size	128KB (128K × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 16x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	·
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f100rbt6b

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Contents

1	Intro	duction				
2	Desc	cription				
	2.1	Device	e overview			
	2.2	Overvie	ew			
		2.2.1	ARM [®] Cortex [®] -M3 core with embedded Flash and SRAM			
		2.2.2	Embedded Flash memory14			
		2.2.3	CRC (cyclic redundancy check) calculation unit			
		2.2.4	Embedded SRAM			
		2.2.5	Nested vectored interrupt controller (NVIC)			
		2.2.6	External interrupt/event controller (EXTI)			
		2.2.7	Clocks and startup			
		2.2.8	Boot modes			
		2.2.9	Power supply schemes			
		2.2.10	Power supply supervisor			
		2.2.11	Voltage regulator			
		2.2.12	Low-power modes			
		2.2.13	DMA			
		2.2.14	RTC (real-time clock) and backup registers			
		2.2.15	Timers and watchdogs 17			
		2.2.16	l ² C bus			
		2.2.17	Universal synchronous/asynchronous receiver transmitter (USART) 19			
		2.2.18	Serial peripheral interface (SPI) 20			
		2.2.19	HDMI (high-definition multimedia interface) consumer electronics control (CEC)			
		2.2.20	GPIOs (general-purpose inputs/outputs)			
		2.2.21	Remap capability			
		2.2.22	ADC (analog-to-digital converter)			
		2.2.23	DAC (digital-to-analog converter)21			
		2.2.24	Temperature sensor			
		2.2.25	Serial wire JTAG debug port (SWJ-DP)			
3	Pino	uts and	pin description 22			
4	Mem	ory map	oping			
2/96			DocID16455 Rev 9			

	Pi	ns						Alternate functions ⁽³⁾⁽⁴⁾	
LQFP100	LQFP64	TFBGA64	LQFP48	Pin name	Type ⁽¹⁾	I / O level ⁽²⁾	Main function ⁽³⁾ (after reset)	Default	Remap
33	24	H5	-	PC4	I/O	-	PC4	ADC1_IN14	-
34	25	H6	-	PC5	I/O	-	PC5	ADC1_IN15	-
35	26	F5	18	PB0	I/O	-	PB0	ADC1_IN8/TIM3_CH3 ⁽¹²⁾	TIM1_CH2N
36	27	G5	19	PB1	I/O	-	PB1	ADC1_IN9/TIM3_CH4 ⁽¹²⁾	TIM1_CH3N
37	28	G6	20	PB2	I/O	FT	PB2/BOOT1	-	-
38	-	-	-	PE7	I/O	FT	PE7	-	TIM1_ETR
39	-	-	-	PE8	I/O	FT	PE8	-	TIM1_CH1N
40	-	-	-	PE9	I/O	FT	PE9	-	TIM1_CH1
41	-	-	-	PE10	I/O	FT	PE10	-	TIM1_CH2N
42	-	-	-	PE11	I/O	FT	PE11	-	TIM1_CH2
43	-	-	-	PE12	I/O	FT	PE12	-	TIM1_CH3N
44	-	-	-	PE13	I/O	FT	PE13	-	TIM1_CH3
45	-	-	-	PE14	I/O	FT	PE14	-	TIM1_CH4
46	-	-	-	PE15	I/O	FT	PE15	-	TIM1_BKIN
47	29	G7	21	PB10	I/O	FT	PB10	I2C2_SCL ⁽⁹⁾ /USART3_TX (12)	TIM2_CH3 / HDMI_CEC
48	30	H7	22	PB11	I/O	FT	PB11	I2C2_SDA ⁽⁹⁾ /USART3_RX ⁽ 12)	TIM2_CH4
49	31	D6	23	V _{SS_1}	S	-	V _{SS_1}	-	-
50	32	E6	24	V _{DD_1}	S	-	V _{DD_1}	-	-
51	33	H8	25	PB12	I/O	FT	PB12	SPI2_NSS ⁽¹⁰⁾ / I2C2_SMBA ⁽⁹⁾ / TIM1_BKIN ⁽¹²⁾ /USART3_C K ⁽¹²⁾	-
52	34	G8	26	PB13	I/O	FT	PB13	SPI2_SCK ⁽¹⁰⁾ /TIM1_CH1N ⁽¹²⁾ USART3_CTS ⁽¹²⁾	-
53	35	F8	27	PB14	I/O	FT	PB14	SPI2_MISO ⁽¹⁰⁾ / TIM1_CH2N ⁽¹²⁾ / USART3_RTS ⁽¹²⁾	TIM15_CH1
54	36	F7	28	PB15	I/O	FT	PB15	SPI2_MOSI ⁽¹⁰⁾ / TIM1_CH3N / TIM15_CH1N ⁽¹²⁾	TIM15_CH2
55	-	-	-	PD8	I/O	FT	PD8	-	USART3_TX
56	-	-	-	PD9	I/O	FT	PD9	-	USART3_RX

Table 4. Low & me	dium-density STM32	F100xx pin definiti	ons (continued)
			· · · · · · · · · · · · · · · · · · ·



4 Memory mapping

The memory map is shown in Figure 7.



Figure 7. Memory map

DocID16455 Rev 9



5 Electrical characteristics

5.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

5.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A max$ (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\Sigma$).

5.1.2 Typical values

Unless otherwise specified, typical data are based on $T_A = 25$ °C, $V_{DD} = 3.3$ V (for the 2 V $\leq V_{DD} \leq 3.6$ V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\Sigma$).

5.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

5.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 8*.

5.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 9*.



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		PLS[2:0]=000 (rising edge)	2.1	2.18	2.26	V
		PLS[2:0]=000 (falling edge)	2	2.08	2.16	V
Symbol Parameter PL P PL PL PL PL PL		PLS[2:0]=001 (rising edge)	2.19	2.28	2.37	V
	PLS[2:0]=001 (falling edge)	2.09	2.18	2.27	V	
	mbol Parameter Conditions Min Typ M PLS[2:0]=000 (rising edge) 2.1 2.18 2. PLS[2:0]=000 (falling edge) 2 2.08 2. PLS[2:0]=001 (rising edge) 2.19 2.28 2. PLS[2:0]=001 (rising edge) 2.09 2.18 2. PLS[2:0]=010 (rising edge) 2.08 2. 2. PLS[2:0]=010 (rising edge) 2.09 2.18 2. PLS[2:0]=010 (rising edge) 2.28 2.38 2. PLS[2:0]=010 (rising edge) 2.38 2.48 2. PLS[2:0]=010 (rising edge) 2.38 2.48 2. PLS[2:0]=010 (rising edge) 2.38 2.48 2. PLS[2:0]=010 (rising edge) 2.47 2.58 2. PLS[2:0]=100 (rising edge) 2.57 2.68 2. PLS[2:0]=101 (rising edge) 2.66 2.78 2. PLS[2:0]=110 (rising edge) 2.66 2.78 2. PLS[2:0]=111 (rising edge) 2.66 2.78 2. <td>2.48</td> <td>V</td>	2.48	V			
		PLS[2:0]=010 (falling edge)	2.18	2.28	2.38	V
		PLS[2:0]=011 (rising edge)	2.38	2.48	2.58	V
V	Programmable voltage detector level selection	PLS[2:0]=011 (falling edge)	2.28	2.38	2.48	V
VPVD Programmable voltage detector level selection PLS[2:0 PL		PLS[2:0]=100 (rising edge)	2.47	2.58	2.69	V
		PLS[2:0]=100 (falling edge)	2.37	2.48	2.59	V
		PLS[2:0]=101 (rising edge)	2.57	2.68	2.79	V
		PLS[2:0]=101 (falling edge)	2.47	2.58	2.69	V
	PLS[2:0]=110 (rising edge)	2.66	2.78	2.9	V	
		PLS[2:0]=110 (falling edge)	Containers Initial Typ Max Orint 2:0]=000 (rising edge) 2.1 2.18 2.26 V 2:0]=000 (falling edge) 2 2.08 2.16 V 2:0]=001 (rising edge) 2.19 2.28 2.37 V 2:0]=001 (rising edge) 2.09 2.18 2.27 V 2:0]=010 (rising edge) 2.28 2.38 2.48 V 2:0]=010 (rising edge) 2.18 2.28 2.38 V 2:0]=010 (falling edge) 2.38 2.48 V 2:0]=011 (rising edge) 2.38 2.48 V 2:0]=101 (rising edge) 2.47 2.58 2.69 V 2:0]=100 (rising edge) 2.47 2.58 2.69 V 2:0]=101 (rising edge) 2.57 2.68 2.79 V 2:0]=101 (rising edge) 2.66 2.78 2.9 V 2:0]=110 (rising edge) 2.56 2.68 3. V 2:0]=111 (rising edge) 2.66 2			
		PLS[2:0]=111 (rising edge)	2.76	2.88	3	V
		PLS[2:0]=111 (falling edge)	2.66	2.78	2.9	V
V _{PVDhyst} ⁽²⁾	PVD hysteresis	-	-	100	-	mV
V	Power on/power down	Falling edge	1.8 ⁽¹⁾	1.88	1.96	V
V _{PVD} F d V _{PVDhyst} ⁽²⁾ F V _{POR} /PDR f V _{PDRhyst} ⁽²⁾ F	reset threshold	Rising edge	1.84	1.92	2.0	V
V _{PDRhyst} ⁽²⁾	PDR hysteresis	-	-	40	-	mV
t _{RSTTEMPO} ⁽²⁾	Reset temporization	-	1.5	2.5	4.5	ms

 Table 10. Embedded reset and power control block characteristics

1. The product behavior is guaranteed by design down to the minimum $V_{\mbox{POR/PDR}}$ value.

2. Guaranteed by design.



				Тур ⁽¹⁾			Мах	
Symbol	Parameter	Conditions	V _{DD} / V _{BAT} = 2.0 V	V _{DD} / V _{BAT} = 2.4 V	V _{DD} / V _{BAT} = 3.3 V	T _A = 85 °C	T _A = 105 °C	Unit
	Supply	Regulator in Run mode, Low-speed and high-speed internal RC oscillators and high-speed oscillator OFF (no independent watchdog)	-	23.5	24	190	350	
	Stop mode	Regulator in Low-Power mode, Low-speed and high-speed internal RC oscillators and high-speed oscillator OFF (no independent watchdog)	-	13.5	14	170	330	
I _{DD}	Supply current in Standby mode	Low-speed internal RC oscillator and independent watchdog ON	-	2.6	3.4	-	-	μA
		Low-speed internal RC oscillator ON, independent watchdog OFF	-	2.4	3.2	-	-	
		Low-speed internal RC oscillator and independent watchdog OFF, low-speed oscillator and RTC OFF	-	1.7	2	4	5	
I _{DD_VBAT}	Backup domain supply current	Low-speed oscillator and RTC ON	0.9	1.1	1.4	1.9	2.2	

Table 15 Typica	al and maximum cu	irrent consumptions	in Ston a	nd Standby modes
		in one consumptions	ini otop ui	na otanaby moaco

1. Typical values are measured at $T_A = 25$ °C.

Figure 14. Typical current consumption on $\rm V_{BAT}$ with RTC on vs. temperature at different $\rm V_{BAT}$ values







Figure 15. Typical current consumption in Stop mode with regulator in Run mode versus temperature at V_{DD} = 3.3 V and 3.6 V







				Typical	values ⁽¹⁾	
Symbol	Parameter	Conditions	fнс∟к	All peripherals enabled ⁽²⁾	All peripherals disabled	Unit
			24 MHz	12.8	9.3	
			16 MHz	9.3	6.6	
			8 MHz	5.1	3.9	
		Running on high-speed	4 MHz	3.2	2.5	
	Supply	8 MHz crystal ⁽³⁾	2 MHz	2.1	1.75	mA
			1 MHz	1.55	1.4	
			500 kHz	1.3	1.2	
I			125 kHz	1.1	1.05	
DD	Run mode		24 MHz	12.2	8.6	
			16 MHz	8.5	6	
			8 MHz	4.6	3.3	
		Running on high-speed	4 MHz	2.6	1.9	
		internal RC (HSI)	2 MHz	1.5	1.15	
			1 MHz	0.9	0.8	
			500 kHz	0.65	0.6	
			125 kHz	0.45	0.43	

Table 16. Typical current consumption in Run mode, code with data processingrunning from Flash

1. Typical values are measures at $T_A = 25$ °C, $V_{DD} = 3.3$ V.

2. Add an additional power consumption of 0.8 mA for the ADC and of 0.5 mA for the DAC analog part. In applications, this consumption occurs only while the ADC is on (ADON bit is set in the ADC_CR2 register).

3. An 8 MHz crystal is used as the external clock source. The AHB prescaler is used to reduce the frequency when $f_{HCLK} < 8$ MHz, the PLL is used when $f_{HCLK} > 8$ MHz.



				Typical	values ⁽¹⁾		
Symbol	Parameter	Conditions	f _{HCLK}	All peripherals enabled ⁽²⁾	All peripherals disabled	Unit	
			24 MHz	7.3	2.6		
			16 MHz	5.2	2		
			8 MHz	2.8	1.3		
		Running on high-speed	4 MHz	2	1.1		
	Supply current in	8 MHz crystal ⁽³⁾	2 MHz	1.5	1.1		
			1 MHz	1.25	1		
			500 kHz	1.1	1		
			125 kHz	1.05	0.95	m۸	
'DD	Sleep		24 MHz	6.65	1.9	ΜA	
	mode		16 MHz	4.5	1.4		
			8 MHz	2.2	0.7		
		Running on high-speed	4 MHz	1.35	0.55		
		internal RC (HSI)	2 MHz	0.85	0.45		
			1 MHz	0.6	0.41		
			500 kHz	0.5	0.39		
			125 kHz	0.4	0.37		

Table 17. Typical current consumption in Sleep mode, code running from Flash or RAM

1. Typical values are measures at T_A = 25 °C, V_{DD} = 3.3 V.

2. Add an additional power consumption of 0.8 mA for the ADC and of 0.5 mA for the DAC analog part. In applications, this consumption occurs only while the ADC is on (ADON bit is set in the ADC_CR2 register).

3. An 8 MHz crystal is used as the external clock source. The AHB prescaler is used to reduce the frequency when $f_{HCLK} > 8$ MHz, the PLL is used when $f_{HCLK} > 8$ MHz.

On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in *Table 18*. The MCU is placed under the following conditions:

- all I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load)
- all peripherals are disabled unless otherwise mentioned
- the given value is calculated by measuring the current consumption
 - with all peripherals clocked off
 - with only one peripheral clocked on
- ambient operating temperature and V_{DD} supply voltage conditions summarized in Table 5.



Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
f _{OSC_IN}	Oscillator frequency	-	4	8	24	MHz
R _F	Feedback resistor	-	-	200	-	kΩ
$C_{L1} \\ C_{L2}^{(3)}$	Recommended load capacitance versus equivalent serial resistance of the crystal $(R_S)^{(4)}$	R _S = 30 Ω	-	30	-	pF
i ₂	HSE driving current	V_{DD} = 3.3 V V_{IN} = V_{SS} with 30 pF load	-	-	1	mA
9 _m	Oscillator transconductance	Startup	25	-	-	mA/V
t _{SU(HSE)}	Startup time	V _{DD} is stabilized	-	2	-	ms

Table 21. HSE 4-24 MHz oscillator characteristics⁽¹⁾⁽²⁾

1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.

- 2. Guaranteed by characterization results.
- 3. It is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator. C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} .
- 4. The relatively low value of the RF resistor offers a good protection against issues resulting from use in a humid environment, due to the induced leakage and the bias condition change. However, it is recommended to take this point into account if the MCU is used in tough humidity conditions.
- t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer





1. R_{EXT} value depends on the crystal characteristics.





Figure 21. Typical application with a 32.768 kHz crystal

5.3.7 Internal clock source characteristics

The parameters given in Table 23 are derived from tests performed under the ambient temperature and V_{DD} supply voltage conditions summarized in Table 8.

High-speed internal (HSI) RC oscillator

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
f _{HSI}	Frequency	-	-	8	-	MHz
DuCy _(HSI)	Duty cycle	-	45	-	55	%
		$T_A = -40$ to 105 °C ⁽²⁾	-2.4	-	2.5	%
ACC	Accuracy of HSI oscillator	$T_A = -10$ to 85 °C ⁽²⁾	-2.2	-	1.3	%
ACCHSI		$T_A = 0$ to 70 °C ⁽²⁾	-1.9	-	1.3	%
		T _A = 25 °C	-1	-	1	%
t _{su(HSI)} ⁽³⁾	HSI oscillator startup time	-	1	-	2	μs
I _{DD(HSI)} ⁽³⁾	HSI oscillator power consumption	-	-	80	100	μA

Table 23 HSI oscillator characteristics⁽¹⁾

1. V_{DD} = 3.3 V, T_A = –40 to 105 °C °C unless otherwise specified.

2. Guaranteed by characterization results.

3. Guaranteed by design. Not tested in production



Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device is monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

	Symbol	Parameter	Conditions	Monitored	Max vs. [f _{HSE} /f _{HCLK}]	Unit
• • • • • •	i arameter		frequency band	8/24 MHz	onic	
			$V_{DD} = 3.6 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C},$ LQFP100 package	0.1 MHz to 30 MHz	9	
	9			30 MHz to 130 MHz	16	dBµV
SEMI	compliant with SAE 130	130 MHz to 1GHz	19			
			J1732/3	SAE EMI Level	4	-

Table 30. EMI characteristics

5.3.11 Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts \times (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

Table 31. ESD absolute maximu	um ratings
-------------------------------	------------

Symbol	Ratings	Conditions	Class	Maximum value ⁽¹⁾	Unit
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	$T_A = +25 \ ^{\circ}C$ conforming to JESD22-A114	2	2000	V
V _{ESD(CDM)}	Electrostatic discharge voltage (charge device model)	$T_A = +25 \ ^{\circ}C$ conforming to JESD22-C101	111	500	v

1. Based on characterization results, not tested in production.

Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD78 IC latch-up standard.

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	$T_A = +105$ °C conforming to JESD78	II level A

Table 32. Electrical sensitivities





Figure 27. Recommended NRST pin protection

1. The reset network protects the device against parasitic resets.

 The user must ensure that the level on the NRST pin can go below the V_{IL(NRST)} max level specified in Table 37. Otherwise the reset will not be taken into account by the device.

5.3.15 TIMx characteristics

The parameters given in Table 38 are guaranteed by design.

Refer to Section 5.3.12: I/O current injection characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Symbol	Parameter	Conditions ⁽¹⁾	Min	Мах	Unit
t	Timer resolution time	-	1	-	t _{TIMxCLK}
۲es(TIM)		f _{TIMxCLK} = 24 MHz	41.7	-	ns
f	Timer external clock		0	f _{TIMxCLK} /2	MHz
^I EXT	frequency on CHx ⁽²⁾	f _{TIMxCLK} = 24 MHz	0	12	MHz
Res _{TIM}	Timer resolution	-	-	16	bit
	16-bit counter clock period	-	1	65536	t _{TIMxCLK}
^t COUNTER	when the internal clock is selected	f _{TIMxCLK} = 24 MHz	-	2730	μs
t _{MAX_COUNT}	Maximum possible count	-	-	65536 × 65536	t _{TIMxCLK}
		f _{TIMxCLK} = 24 MHz	-	178	S

Table 38. TIMx characteristics

1. TIMx is used as a general term to refer to the TIM1, TIM2, TIM3, TIM4, TIM15, TIM16 and TIM17 timers.

2. CHx is used as a general term to refer to CH1 to CH4 for TIM1, TIM2, TIM3 and TIM4, to the CH1 to CH2 for TIM15, and to CH1 for TIM16 and TIM17.



T _s (cycles)	t _S (μs)	R _{AIN} max (kΩ)
1.5	0.125	0.4
7.5	0.625	5.9
13.5	1.125	11.4
28.5	2.375	25.2
41.5	3.45	37.2
55.5	4.625	50
71.5	5.96	NA
239.5	20	NA

Table 43. R_{AIN} max for $f_{ADC} = 12 \text{ MHz}^{(1)}$

1. Guaranteed by design.

Symbol	Parameter	Test conditions	Тур	Max	Unit
ET	Total unadjusted error	$f_{PCLK2} = 24 \text{ MHz},$	±1.3	±2.2	
EO	Offset error	$f_{ADC} = 12 \text{ MHz}, R_{AIN} < 10 \text{ k}\Omega$	±1	±1.5	
EG	Gain error	$V_{REF+} = V_{DDA}$	±0.5	±1.5	LSB
ED	Differential linearity error	T _A = 25 °C	±0.7	±1	
EL	Integral linearity error	Measurements made after ADC calibration	±0.8	±1.5	

1. ADC DC accuracy values are measured after internal calibration.

2. Guaranteed by characterization results.

Table	45.	ADC	accuracy	(1)	(2)	(3)
-------	-----	-----	----------	-----	-----	-----

Symbol	Parameter	Test conditions	Тур	Мах	Unit
ET	Total unadjusted error	f _{PCLK2} = 24 MHz,	±2	±5	
EO	Offset error	f_{ADC} = 12 MHz, R_{AIN} < 10 kΩ	±1.5	±2.5	
EG	Gain error	$V_{DDA} = 2.4 V$ to 3.6 V	±1.5	±3	LSB
ED	Differential linearity error	Measurements made after	±1	±2	
EL	Integral linearity error	ADC calibration	±1.5	±3	

1. ADC DC accuracy values are measured after internal calibration.

2. Better performance could be achieved in restricted V_{DD} , frequency, V_{REF} and temperature ranges.

3. Guaranteed by characterization results.

Note:ADC accuracy vs. negative injection current: Injecting a negative current on any analog
input pins should be avoided as this significantly reduces the accuracy of the conversion
being performed on another analog input. It is recommended to add a Schottky diode (pin to
ground) to analog pins which may potentially inject negative currents.
Any positive injection current within the limits specified for I_{INJ(PIN)} and ΣI_{INJ(PIN)} in
Section 5.3.12 does not affect the ADC accuracy.



5.3.18 DAC electrical specifications

Symbol	Parameter	Min	Тур	Max ⁽¹⁾	Unit	Comments
V _{DDA}	Analog supply voltage	2.4	-	3.6	V	-
V _{REF+}	Reference supply voltage	2.4	-	3.6	V	V _{REF+} must always be below V _{DDA}
V _{SSA}	Ground	0	-	0	V	-
R _{LOAD} ⁽²⁾	Resistive load with buffer ON	5	-	-	kΩ	-
R ₀ ⁽¹⁾	Impedance output with buffer OFF	-	-	15	kΩ	When the buffer is OFF, the Minimum resistive load between DAC_OUT and V_{SS} to have a 1% accuracy is 1.5 M Ω
C _{LOAD} ⁽¹⁾	Capacitive load	-	-	50	pF	Maximum capacitive load at DAC_OUT pin (when the buffer is ON).
DAC_OUT min ⁽¹⁾	Lower DAC_OUT voltage with buffer ON	0.2	-	-	v	It gives the maximum output excursion of the DAC. It corresponds to 12-bit input code (0x0E0) to (0xE1C) at
DAC_OUT max ⁽¹⁾	Higher DAC_OUT voltage with buffer ON	-	-	V _{DDA} – 0.2	V	$V_{REF+} = 3.6 V and (0x155) and (0xEAB) at V_{REF+} = 2.4 V$
DAC_OUT min ⁽¹⁾	Lower DAC_OUT voltage with buffer OFF	-	0.5	-	mV	It gives the maximum output
DAC_OUT max ⁽¹⁾	Higher DAC_OUT voltage with buffer OFF	-	-	V _{REF+} – 1LSB	V	excursion of the DAC.
I _{DDVREF+}	DAC DC current consumption in quiescent mode (Standby mode)	-	-	220	μΑ	With no load, worst code (0xF1C) at V _{REF+} = 3.6 V in terms of DC consumption on the inputs
		-	-	380	μA	With no load, middle code (0x800) on the inputs
I _{DDA}	DAC DC current consumption in quiescent mode (Standby mode)	-	-	480	μA	With no load, worst code (0xF1C) at $V_{REF+} = 3.6$ V in terms of DC consumption on the inputs
DNL ⁽¹⁾	Differential non linearity	-	-	±0.5	LSB	Given for the DAC in 10-bit configuration
	consecutive code-1LSB)	-	-	±2	LSB	Given for the DAC in 12-bit configuration
	Integral non linearity (difference between measured value at	-	-	±1	LSB	Given for the DAC in 10-bit configuration
	Code i and the value at Code i on a line drawn between Code 0 and last Code 1023)		-	±4	LSB	Given for the DAC in 12-bit configuration

Table 46. DAC characteristics



Symbol	Parameter	Min	Тур	Max ⁽¹⁾	Unit	Comments				
	Offset error	-	-	±10	mV	Given for the DAC in 12-bit configuration				
Offset ⁽¹⁾	(difference between measured value at Code (0x800) and the	-	-	±3	LSB	Given for the DAC in 10-bit at V _{REF+} = 3.6 V				
	ideal value = V _{REF+} /2)	-	-	±12	LSB	Given for the DAC in 12-bit at V_{REF+} = 3.6 V				
Gain error ⁽¹⁾	Gain error	-	-	±0.5	%	Given for the DAC in 12bit configuration				
tsettling ⁽¹⁾	Settling time (full scale: for a 10- bit input code transition between the lowest and the highest input codes when DAC_OUT reaches final value ±1LSB	-	3	4	μs	$C_{LOAD} \le 50 \text{ pF}, \text{ R}_{LOAD} \ge 5 \text{ k}\Omega$				
Update rate ⁽¹⁾	Max frequency for a correct DAC_OUT change when small variation in the input code (from code i to i+1LSB)	-	-	1	MS/s	$C_{LOAD} \le 50 \text{ pF}, \text{ R}_{LOAD} \ge 5 \text{ k}\Omega$				
t _{wakeup} (1)	Wakeup time from off state (Setting the ENx bit in the DAC Control register)	-	6.5	10	μs	$C_{LOAD} \le 50 \text{ pF}, R_{LOAD} \ge 5 \text{ k}\Omega$ input code between lowest and highest possible ones.				
PSRR+ ⁽¹⁾	Power supply rejection ratio (to V _{DDA}) (static DC measurement	-	-67	-40	dB	No R _{LOAD} , C _{LOAD} = 50 pF				

1. Guaranteed by characterization results.

2. Guaranteed by design.



Figure 36.	12-bit	buffered	/non-buffered	DAC
------------	--------	----------	---------------	-----

 The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC_CR register.





Figure 38. LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat recommended footprint

1. Dimensions are in millimeters.





Table 50. TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ballgrid array package mechanical data

Symbol	millimeters			inches ⁽¹⁾		
	Min	Тур	Max	Min	Тур	Max
E1	-	3.500	-	-	0.1378	-
е	-	0.500	-	-	0.0197	-
F	-	0.750	-	-	0.0295	-
ddd	-	-	0.080	-	-	0.0031
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.050	-	-	0.0020

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 44. TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball grid array, recommended footprint



Table 51. TFBGA64 recommended PCB design rules (0.5 mm pitch BGA) Image: Comparison of the second secon

Dimension	Recommended values		
Pitch	0.5		
Dpad	0.280 mm		
Dsm	0.370 mm typ. (depends on the soldermask registration tolerance)		
Stencil opening	0.280 mm		
Stencil thickness	Between 0.100 mm and 1.125 mm		
Pad trace width	0.100 mm		



R8_FP_V1

Device marking for LQFP48

The following figure gives an example of topside marking and pin 1 position identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.



Figure 48. LQFP48 marking example (package top view)

 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics – All rights reserved

DocID16455 Rev 9

