

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	24MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	DMA, PDR, POR, PVD, PWM, Temp Sensor, WDT
Number of I/O	80
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 16x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f100v8t6btr

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	6.5	Therma	I characteristics	89
		6.5.1	Reference document	89
		6.5.2	Selecting the product temperature range	90
7	Orde	ring info	ormation scheme	92
8	Revis	ion hist	ory	93



1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32F100x4, STM32F100x6, STM32F100x8 and STM32F100xB microcontrollers.

In the rest of the document, the STM32F100x4 and STM32F100x6 are referred to as lowdensity devices while the STM32F100x8 and STM32F100xB are identified as mediumdensity devices.

This STM32F100xx datasheet should be read in conjunction with the low- and mediumdensity STM32F100xx reference manual.

For information on programming, erasing and protection of the internal Flash memory please refer to the *STM32F100xx Flash programming manual*. The reference and Flash programming manuals are both available from the STMicroelectronics website *www.st.com*.

For information on the Cortex[®]-M3 core please refer to the Cortex[®]-M3 Technical Reference Manual, available from the www.arm.com website at the following address: http://infocenter.arm.com.





2.2 Overview

2.2.1 ARM[®] Cortex[®]-M3 core with embedded Flash and SRAM

The ARM[®] Cortex[®]-M3 processor is the latest generation of ARM processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The ARM Cortex[®]-M3 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The STM32F100xx value line family having an embedded ARM core, is therefore compatible with all ARM tools and software.

2.2.2 Embedded Flash memory

Up to 128 Kbytes of embedded Flash memory is available for storing programs and data.

2.2.3 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

2.2.4 Embedded SRAM

Up to 8 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states.

2.2.5 Nested vectored interrupt controller (NVIC)

The STM32F100xx value line embeds a nested vectored interrupt controller able to handle up to 41 maskable interrupt channels (not including the 16 interrupt lines of $Cortex^{\mbox{\ensuremath{\mathbb{R}}}}$ -M3) and 16 priority levels.

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of *late arriving* higher priority interrupts
- Support for tail-chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt latency.

DocID16455 Rev 9



5 Electrical characteristics

5.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

5.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A max$ (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\Sigma$).

5.1.2 Typical values

Unless otherwise specified, typical data are based on $T_A = 25$ °C, $V_{DD} = 3.3$ V (for the 2 V $\leq V_{DD} \leq 3.6$ V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\Sigma$).

5.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

5.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 8*.

5.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 9*.



Symbol	Ratings	Max.	Unit		
I _{VDD}	Total current into V_{DD}/V_{DDA} power lines (source) ⁽¹⁾	150			
I _{VSS}	Total current out of V_{SS} ground lines (sink) ⁽¹⁾	150			
I	Output current sunk by any I/O and control pin	25			
Ι _{ΙΟ}	Output current source by any I/Os and control pin	-25	mA		
ı (2)	Injected current on five volt tolerant pins ⁽³⁾	-5 / +0			
I _{INJ(PIN)} ⁽²⁾	Injected current on any other pin ⁽⁴⁾	± 5			
$\Sigma I_{INJ(PIN)}$	Total injected current (sum of all I/O and control pins) ⁽⁵⁾	± 25			

Table 6. Current characteristics

1. All main power (V_{DD} , V_{DDA}) and ground (V_{SS} , V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

2. Negative injection disturbs the analog performance of the device. SeeNote: on page 70.

 Positive injection is not possible on these I/Os. A negative injection is induced by V_{IN}<V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 5: Voltage characteristics* for the maximum allowed input voltage values.

 A positive injection is induced by V_{IN}>V_{DD} while a negative injection is induced by V_{IN}<V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 5: Voltage characteristics* for the maximum allowed input voltage values.

5. When several inputs are submitted to a current injection, the maximum $\Sigma I_{INJ(PIN)}$ is the absolute sum of the positive and negative injected currents (instantaneous values).

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	–65 to +150	°C
TJ	Maximum junction temperature	150	°C

5.3 Operating conditions

5.3.1 General operating conditions

Table 8. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
f _{HCLK}	Internal AHB clock frequency	-	0	24	
f _{PCLK1}	Internal APB1 clock frequency	-	0	24	MHz
f _{PCLK2}	Internal APB2 clock frequency	-	0	24	
V _{DD}	Standard operating voltage	-	2	3.6	V
V _{DDA} ⁽¹⁾	Analog operating voltage (ADC not used)	Must be the same potential	2	3.6	V
V _{DDA} (")	Analog operating voltage (ADC used)	as V _{DD}	2.4	3.6	V
V _{BAT}	Backup operating voltage	-	1.8	3.6	V




		Typ ⁽¹⁾				Мах		
Symbol	Parameter	Conditions	V _{DD} / V _{BAT} = 2.0 V	V _{DD} / V _{BAT} = 2.4 V	V _{DD} / V _{BAT} = 3.3 V	T _A = 85 °C	T _A = 105 °C	Unit
	Supply	Regulator in Run mode, Low-speed and high-speed internal RC oscillators and high-speed oscillator OFF (no independent watchdog)	-	23.5	24	190	350	
current in Stop mode	Regulator in Low-Power mode, Low-speed and high-speed internal RC oscillators and high-speed oscillator OFF (no independent watchdog)	-	13.5	14	170	330		
I _{DD}		Low-speed internal RC oscillator and independent watchdog ON	-	2.6	3.4	-	-	μA
	Supply current in Standby	Low-speed internal RC oscillator ON, independent watchdog OFF	-	2.4	3.2	-	-	
mode	mode	Low-speed internal RC oscillator and independent watchdog OFF, low-speed oscillator and RTC OFF	-	1.7	2	4	5	
I _{DD_VBAT}	Backup domain supply current	Low-speed oscillator and RTC ON	0.9	1.1	1.4	1.9	2.2	

Table 15. Typical and maximum current consu	motions in Stop and Standby modes
Table 15. Typical and maximum current consu	inplions in Slop and Standby modes

1. Typical values are measured at $T_A = 25$ °C.

Figure 14. Typical current consumption on $\rm V_{BAT}$ with RTC on vs. temperature at different $\rm V_{BAT}$ values








Figure 17. Typical current consumption in Standby mode versus temperature at V_{DD} = 3.3 V and 3.6 V

Typical current consumption

The MCU is placed under the following conditions:

- All I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load)
- All peripherals are disabled except if it is explicitly mentioned
- When the peripherals are enabled $f_{PCLK1} = f_{HCLK}/4$, $f_{PCLK2} = f_{HCLK}/2$, $f_{ADCCLK} = f_{PCLK2}/4$

The parameters given in *Table 16* are derived from tests performed under the ambient temperature and V_{DD} supply voltage conditions summarized in *Table 8*.



Peripheral		Current consumption (µA/MHz)
	DMA1	22.92
AHB (up to 24MHz)	CRC	2,08
	BusMatrix ⁽²⁾	4,17
	APB1-Bridge	2,92
	TIM2	18,75
	TIM3	17,92
	TIM4	18,33
	TIM6	5,00
	TIM7	5,42
	SPI2/I2S2	4,17
	USART2	12,08
APB1 (up to 24MHz)	USART3	12,92
	I2C1	10,83
	I2C2	10,83
	CEC	5,83
	DAC ⁽³⁾	8,33
	WWDG	2,50
	PWR	2,50
	BKP	3,33
	IWDG	7,50
	APB2-Bridge	3.75
	GPIOA	6,67
	GPIOB	6,25
	GPIOC	7,08
	GPIOD	6,67
	GPIOE	6,25
APB2 (up to 24MHz)	SPI1	4,17
	USART1	11,67
	TIM1	22,92
	TIM15	14,58
	TIM16	11,67
	TIM17	10.83
	ADC1 ⁽⁴⁾	15.83

Table 18. Peripheral current consumption⁽¹⁾

1. f_{HCLK} = 24 MHz, f_{APB1} = f_{HCLK} , fAPB2 = f_{HCLK} , default prescaler value for each peripheral.

2. The BusMatrix is automatically active when at least one master is ON.

- 3. When DAC_OUT1 or DAC_OU2 is enabled a current consumption equal to 0,5 mA must be added
- Specific conditions for ADC: f_{HCLK} = 24 MHz, f_{APB1} = f_{HCLK}, f_{APB2} = f_{HCLK}, f_{ADCCLK} = f_{APB2}/2. When ADON bit in the ADC_CR2 register is set to 1, a current consumption equal to 0, 1mA must be added.






Figure 21. Typical application with a 32.768 kHz crystal

5.3.7 Internal clock source characteristics

The parameters given in Table 23 are derived from tests performed under the ambient temperature and V_{DD} supply voltage conditions summarized in Table 8.

High-speed internal (HSI) RC oscillator

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit	
f _{HSI}	Frequency	-	-	8	-	MHz	
DuCy _(HSI)	Duty cycle	-	45	-	55	%	
100	Accuracy of HSI oscillator	T_{A} = -40 to 105 $^{\circ}C^{(2)}$	-2.4	-	2.5	%	
		$T_A = -10$ to 85 °C ⁽²⁾	-2.2	-	1.3	%	
ACC _{HSI}	Accuracy of fist oscillator	$T_A = 0$ to 70 °C ⁽²⁾	-1.9	-	1.3	%	
		T _A = 25 °C	-1	-	1	%	
t _{su(HSI)} ⁽³⁾	HSI oscillator startup time	-	1	-	2	μs	
I _{DD(HSI)} ⁽³⁾	HSI oscillator power consumption	-	-	80	100	μA	

Table 23 HSI oscillator characteristics⁽¹⁾

1. V_{DD} = 3.3 V, T_A = –40 to 105 °C °C unless otherwise specified.

2. Guaranteed by characterization results.

3. Guaranteed by design. Not tested in production



5.3.8 PLL characteristics

The parameters given in *Table 26* are derived from tests performed under the ambient temperature and V_{DD} supply voltage conditions summarized in *Table 8*.

Symbol	Parameter		Unit		
		Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
f	PLL input clock ⁽²⁾	1	8.0	24	MHz
f _{PLL_IN}	PLL input clock duty cycle	40	-	60	%
f _{PLL_OUT}	PLL multiplier output clock	16	-	24	MHz
t _{LOCK}	PLL lock time	-	-	200	μs
Jitter	Cycle-to-cycle jitter	-	-	300	ps

Table 26. PLL characteristics

1. Guaranteed by characterization results.

2. Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by f_{PLL_OUT} .



5.3.10 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (Electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 29*. They are based on the EMS levels and classes defined in application note AN1709.

Symbol	Parameter	Conditions	Level/Class
V _{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	$V_{DD} = 3.3 \text{ V}, T_{A} = +25 \text{ °C},$ $f_{HCLK} = 24 \text{ MHz}, \text{ LQFP100}$ package, conforms to IEC 61000-4-2	2B
V _{EFTB}	Fast transient voltage burst limits to be applied through 100 pF on V_{DD} and V_{SS} pins to induce a functional disturbance	$V_{DD} = 3.3 \text{ V}, T_A = +25 ^{\circ}\text{C},$ $f_{HCLK} = 24 \text{ MHz}, \text{LQFP100}$ package, conforms to IEC 61000-4-4	4A

Table 29. EMS characteristics

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and pre qualification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second. To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).







Figure 24. 5 V tolerant I/O input characteristics - CMOS port

Figure 25. 5 V tolerant I/O input characteristics - TTL port



Output driving current

The GPIOs (general-purpose inputs/outputs) can sink or source up to ± 8 mA, and sink or source up to ± 20 mA (with a relaxed V_{OL}/V_{OH}).

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 5.2*:

- The sum of the currents sourced by all the I/Os on V_{DD}, plus the maximum Run consumption of the MCU sourced on V_{DD}, cannot exceed the absolute maximum rating I_{VDD} (see *Table 6*).
- The sum of the currents sunk by all the I/Os on V_{SS} plus the maximum Run consumption of the MCU sunk on V_{SS} cannot exceed the absolute maximum rating I_{VSS} (see *Table 6*).



Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 26* and *Table 36*, respectively.

Unless otherwise specified, the parameters given in *Table 36* are derived from tests performed under the ambient temperature and V_{DD} supply voltage conditions summarized in *Table 8*.

MODEx [1:0] bit value ⁽¹⁾	Symbol	Parameter	Conditions	Мах	Unit
	f _{max(IO)out}	Maximum frequency ⁽²⁾	C_L = 50 pF, V_{DD} = 2 V to 3.6 V	2 ⁽³⁾	MHz
10	t _{f(IO)out}	Output high to low level fall time	C = 50 pc V = 2 V to 3 c V	125 ⁽³⁾	ns
	t _{r(IO)out}	Output low to high level rise time	C _L = 50 pF, V _{DD} = 2 V to 3.6 V	125 ⁽³⁾	115
	f _{max(IO)out}	Maximum frequency ⁽²⁾	C_{L} = 50 pF, V_{DD} = 2 V to 3.6 V	10 ⁽³⁾	MHz
01	t _{f(IO)out}	Output high to low level fall time	C _I = 50 pF, V _{DD} = 2 V to 3.6 V	25 ⁽³⁾	20
	t _{r(IO)out}	Output low to high level rise time	νCL- 50 μr, ν _{DD} - 2 ν to 5.6 ν	25 ⁽³⁾	ns
	f _{max(IO)out}	Maximum frequency ⁽²⁾	C _L = 50 pF, V _{DD} = 2 V to 3.6 V	24	MHz
			C_{L} = 30 pF, V_{DD} = 2.7 V to 3.6 V	5 ⁽³⁾	
	t _{f(IO)out}	Output high to low level fall time	C_{L} = 50 pF, V_{DD} = 2.7 V to 3.6 V	8 ⁽³⁾	
11			C_{L} = 50 pF, V_{DD} = 2 V to 2.7 V	12 ⁽³⁾	ns
			C_{L} = 30 pF, V_{DD} = 2.7 V to 3.6 V	5 ⁽³⁾	115
	t _{r(IO)out}	Output low to high level rise time	C _L = 50 pF, V _{DD} = 2.7 V to 3.6 V	8 ⁽³⁾	
			C_{L} = 50 pF, V_{DD} = 2 V to 2.7 V	12 ⁽³⁾	
-	t _{EXTIpw}	Pulse width of external signals detected by the EXTI controller	-	10 ⁽³⁾	ns

Table 36. I/O AC	characteristics ⁽¹⁾
------------------	--------------------------------

1. The I/O speed is configured using the MODEx[1:0] bits. Refer to the STM32F10xxx reference manual for a description of GPIO Port configuration register.

2. The maximum frequency is defined in *Figure 26*.

3. Guaranteed by design.






Figure 31. SPI timing diagram - master mode⁽¹⁾

1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.

HDMI consumer electronics control (CEC)

Refer to *Section 5.3.12: I/O current injection characteristics* for more details on the input/output alternate function characteristics.

5.3.17 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 42* are derived from tests performed under the ambient temperature, f_{PCLK2} frequency and V_{DDA} supply voltage conditions summarized in *Table 8*.

Note: It is recommended to perform a calibration after each power-up.



Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
V_{DDA}	Power supply	-	2.4	-	3.6	V
V_{REF^+}	Positive reference voltage	-	2.4	-	V _{DDA}	V
I _{VREF}	Current on the V _{REF} input pin	-	-	160 ⁽¹⁾	220 ⁽¹⁾	μA
f _{ADC}	ADC clock frequency	-	0.6	-	12	MHz
f _S ⁽²⁾	Sampling rate	-	0.05	-	1	MHz
f (2)		f _{ADC} = 12 MHz	-	-	705	kHz
f _{TRIG} ⁽²⁾	External trigger frequency	-	-	-	17	1/f _{ADC}
V _{AIN} ⁽³⁾	Conversion voltage range	-	0 (V _{SSA} tied to ground)	-	V_{REF} +	V
$R_{AIN}^{(2)}$	External input impedance	See <i>Equation 1</i> and <i>Table 43</i> for details	-	-	50	κΩ
$R_{ADC}^{(2)}$	Sampling switch resistance	-	-	-	1	κΩ
C _{ADC} ⁽²⁾	Internal sample and hold capacitor	-	-	-	8	pF
• (2)	Calibratian time	f _{ADC} = 12 MHz	6	.9		μs
t _{CAL} ⁽²⁾	Calibration time	-	8	3		1/f _{ADC}
↓ (2)	Injection trigger conversion	f _{ADC} = 12 MHz	-	-	0.25	μs
t _{lat} (2)	latency	-	-	-	3 ⁽⁴⁾	1/f _{ADC}
t (2)	Regular trigger conversion	f _{ADC} = 12 MHz	-	-	0.166	μs
t _{latr} (2)	latency	-	-	-	2 ⁽⁴⁾	1/f _{ADC}
+ (2)	O annu lin a time a	6 40 MUL	0.125	-	20.0	μs
t _S ⁽²⁾	Sampling time	f _{ADC} = 12 MHz	1.5	-	239.5	1/f _{ADC}
t _{STAB} ⁽²⁾	Power-up time	-	0	0	1	μs
	T ()	f _{ADC} = 12 MHz	1.17	-	21	μs
t _{CONV} ⁽²⁾	Total conversion time (including sampling time)	-	14 to 252 (t _S for sa successive approx			1/f _{ADC}

Table 42. ADC characteristic	CS
------------------------------	----

1. Based on characterization results, not tested in production.

2. Guaranteed by design.

 V_{REF+} can be internally connected to V_{DDA} and V_{REF-} can be internally connected to V_{SSA}, depending on the package. Refer to *Table 4: Low & medium-density STM32F100xx pin definitions* and *Figure 6* for further details.

4. For external triggers, a delay of 1/f_{PCLK2} must be added to the latency specified in *Table 42*.

Equation 1: R_{AIN} max formula:

$$R_{AIN} < \frac{I_{S}}{f_{ADC} \times C_{ADC} \times \ln(2^{N+2})} - R_{ADC}$$

The above formula (*Equation 1*) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).



0		millimeters			inches ⁽¹⁾	
Symbol	Min	Тур	Мах	Min	Тур	Мах
А	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	15.800	16.000	16.200	0.6220	0.6299	0.6378
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591
D3	-	12.000	-	-	0.4724	-
Е	15.800	16.000	16.200	0.6220	0.6299	0.6378
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591
E3	-	12.000	-	-	0.4724	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0.0°	3.5°	7.0°	0.0°	3.5°	7.0°
CCC	-	-	0.080	-	-	0.0031

Table 48. LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat packagemechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.




Using the values obtained in *Table 53* T_{Jmax} is calculated as follows:

- For LQFP100, 46 °C/W
- T_{Jmax} = 115 °C + (46 °C/W × 134 mW) = 115 °C + 6.2 °C = 121.2 °C

This is within the range of the suffix 7 version parts (–40 < T_J < 125 °C).

In this case, parts must be ordered at least with the temperature range suffix 7 (see *Table 54: Ordering information scheme*).







7 Ordering information scheme

Table 54. Ordering information scheme

Example:	STM32 F 100 C 6	Т	6	В	ххх
Device femily					
Device family					
STM32 = ARM-based 32-bit microcontroller					
Product type					
F = General-purpose					
Device subfamily					
100 = value line					
Pin count					
C = 48 pins					
R = 64 pins					
V = 100 pins					
Flash memory size					
4 = 16 Kbytes of Flash memory					
6 = 32 Kbytes of Flash memory					
8 = 64 Kbytes of Flash memory					
B = 128 Kbytes of Flash memory					
Package					
T = LQFP					
H = BGA					
Temperature range					
6 = Industrial temperature range, -40 to 85 °C					
7 = Industrial temperature range, -40 to 105 °C					
Internal code					
В					
Options					
Optiona					1

xxx = programmed parts

TR = tape and real

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.



8 Revision history

Date	Revision	Changes
12-Oct-2009	1	Initial release.
26-Feb-2010	2	 TFBGA64 package added (see Table 50 and Table 41). Note 5 modified in Table 4: Low & medium-density STM32F100xx pin definitions. I_{INJ(PIN)} modified in Table 6: Current characteristics. Conditions removed from Table 25: Low-power mode wakeup timings. Notes modified in Table 34: I/O static characteristics. Figure 27: Recommended NRST pin protection modified. Note modified in Table 39: I/O static characteristics. Figure 28: I2C bus AC waveforms and measurement circuit(1) modified. Table 46: DAC characteristics modified. Figure 36: 12-bit buffered /non-buffered DAC added. TIM2, TIM3, TIM4 and TIM15, TIM16 and TIM17 updated. HDMI-CEC electrical characteristics added. Values added to: Table 12: Maximum current consumption in Run mode, code with data processing running from Flash Table 13: Maximum current consumption in Sleep mode, code running from Flash or RAM Table 15: Typical and maximum current consumptions in Stop and Standby modes Table 18: Peripheral current consumption Table 29: EMS characteristics Table 19: Characteristics Table 19: TS characteristics Table 19: TS characteristics Table 19: TS characteristics Figure 12: Maximum current consumption in Run mode versus frequency (at 3.6 V) - code with data processing running from RAM, peripherals enabled Figure 13: Maximum current consumption in Run mode versus frequency (at 3.6 V) - code with data processing running from RAM, peripherals disabled Figure 15: Typical current consumption in Stop mode with regulator in Run mode versus temperature at VDD = 3.3 V and 3.6 V Figure 16: Typical current consumption in Stop mode with regulator in Run mode versus temperature at VDD = 3.3 V and 3.6 V Figure 16: Typical current consumption in Standby mode versus temperature at VDD = 3.3 V and 3.6 V



Date	Revision	Changes
08-Jun-2012	7	Updated Table 6: Current characteristics on page 34 Updated Table 39: I2C characteristics on page 64 Corrected note "non-robust " in Section 5.3.17: 12-bit ADC characteristics on page 68 Updated Section 5.3.13: I/O port characteristics on page 57 Updated Section 2.2.20: GPIOs (general-purpose inputs/outputs) on page 20 Updated Table 4: Low & medium-density STM32F100xx pin definitions on page 24 Updated Section 5.3.1: General operating conditions on page 34 Updated Table 14: Maximum current consumption in Sleep mode, code running from Flash or RAM on page 39
08-Jun-2015	8	Updated Table 18: Peripheral current consumption, Table 31: ESD absolute maximum ratings, Table 48: LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package mechanical data, Table 49: LQFP64 - 64- pin, 10 x 10 mm low-profile quad flat package mechanical data, Table 50: TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball grid array package mechanical data, Table 51: TFBGA64 recommended PCB design rules (0.5 mm pitch BGA) and Table 52: LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package mechanical data. Updated Figure 37: LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat package outline, Figure 38: LQFP100 - 100-pin, 14 x 14 mm low- profile quad flat recommended footprint, Figure 40: LQFP64 – 10 x 10 mm 64 pin low-profile quad flat package outline, Figure 41: LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat recommended footprint, Figure 43: TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch thin profile fine pitch ball grid array package outline, Figure 44: TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball grid array, recommended footprint, Figure 46: LQFP48 - 48-pin, 7 x 7 mm low- profile quad flat package outline and Figure 47: LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package recommended footprint. Added Figure 39: LQFP100 marking example (package top view), Figure 42: LQFP64 marking example (package top view) Figure 45: TFBGA64 marking example (package top view) and Figure 48: LQFP48 marking example (package top view).
21-Nov-2016	9	Updated: – Figure 7: Memory map – Figure 18: High-speed external clock source AC timing diagram – Figure 19: Low-speed external clock source AC timing diagram – Table 19: High-speed external user clock characteristics – Table 20: Low-speed external user clock characteristics – Table 42: ADC characteristics

Table 55. Document revision history (continued)

