STMicroelectronics - <u>STM32F100VBT7B Datasheet</u>





Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|--|
| Core Processor | ARM® Cortex®-M3 |
| Core Size | 32-Bit Single-Core |
| Speed | 24MHz |
| Connectivity | I ² C, IrDA, LINbus, SPI, UART/USART |
| Peripherals | DMA, PDR, POR, PVD, PWM, Temp Sensor, WDT |
| Number of I/O | 80 |
| Program Memory Size | 128KB (128K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 8K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 3.6V |
| Data Converters | A/D 16x12b; D/A 2x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 100-LQFP |
| Supplier Device Package | 100-LQFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f100vbt7b |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

List of figures

| Figure 1. | STM32F100xx value line block diagram | . 12 |
|------------|--|------|
| Figure 2. | Clock tree | 13 |
| Figure 3. | STM32F100xx value line LQFP100 pinout | 22 |
| Figure 4. | STM32F100xx value line LQFP64 pinout | 23 |
| Figure 5. | STM32F100xx value line LQFP48 pinout | 23 |
| Figure 6. | STM32F100xx value line TFBGA64 ballout | 24 |
| Figure 7. | Memory map | 30 |
| Figure 8. | Pin loading conditions | 32 |
| Figure 9. | Pin input voltage | 32 |
| Figure 10. | Power supply scheme. | 32 |
| Figure 11. | Current consumption measurement scheme | 33 |
| Figure 12. | Maximum current consumption in Run mode versus frequency (at 3.6 V) - | |
| U | code with data processing running from RAM, peripherals enabled. | 39 |
| Figure 13. | Maximum current consumption in Run mode versus frequency (at 3.6 V) - | |
| U | code with data processing running from RAM, peripherals disabled | 39 |
| Figure 14. | Typical current consumption on V_{BAT} with RTC on vs. temperature | |
| 0. | at different V _{BAT} values | 40 |
| Figure 15. | Typical current consumption in Stop mode with regulator in Run mode | |
| 5 | versus temperature at V_{DD} = 3.3 V and 3.6 V | 41 |
| Fiaure 16. | Typical current consumption in Stop mode with regulator | |
| 0 | in Low-power mode versus temperature at $V_{DD} = 3.3$ V and 3.6 V | 41 |
| Figure 17. | Typical current consumption in Standby mode | |
| - gane | versus temperature at V_{DD} = 3.3 V and 3.6 V | 42 |
| Figure 18. | High-speed external clock source AC timing diagram | 46 |
| Figure 19. | Low-speed external clock source AC timing diagram. | 47 |
| Figure 20. | Typical application with an 8 MHz crystal. | 48 |
| Figure 21. | Typical application with a 32.768 kHz crystal | 50 |
| Figure 22. | Standard I/O input characteristics - CMOS port | 58 |
| Figure 23. | Standard I/O input characteristics - TTL port | 58 |
| Figure 24. | 5 V tolerant I/O input characteristics - CMOS port | 59 |
| Figure 25. | 5 V tolerant I/O input characteristics - TTL port | 59 |
| Figure 26. | I/O AC characteristics definition | 62 |
| Figure 27. | Recommended NRST pin protection | 63 |
| Figure 28. | I ² C bus AC waveforms and measurement circuit ⁽¹⁾ | 65 |
| Figure 29. | SPI timing diagram - slave mode and CPHA = 0 | 67 |
| Figure 30. | SPI timing diagram - slave mode and CPHA = $1^{(1)}$ | 67 |
| Figure 31. | SPI timing diagram - master mode ⁽¹⁾ | 68 |
| Figure 32. | ADC accuracy characteristics | 71 |
| Figure 33. | Typical connection diagram using the ADC | 71 |
| Figure 34. | Power supply and reference decoupling (V_{PEE} not connected to V_{DDA}) | 72 |
| Figure 35. | Power supply and reference decoupling (V_{REF} connected to V_{DDA}). | 72 |
| Figure 36. | 12-bit buffered /non-buffered DAC | 74 |
| Figure 37. | LQFP100 - 100-pin. 14 x 14 mm low-profile guad flat package outline | 76 |
| Figure 38. | LQEP100 - 100-pin, 14 x 14 mm low-profile quad flat | |
| | recommended footprint. | 78 |
| Figure 39. | LQFP100 marking example (package top view). | 79 |
| Figure 40 | LQFP64 – 10 x 10 mm 64 pin low-profile guad flat package outline | 80 |
| Figure 41 | LQFP64 - 64-pin. 10 x 10 mm low-profile guad flat recommended footprint | 81 |
| | | |



1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32F100x4, STM32F100x6, STM32F100x8 and STM32F100xB microcontrollers.

In the rest of the document, the STM32F100x4 and STM32F100x6 are referred to as lowdensity devices while the STM32F100x8 and STM32F100xB are identified as mediumdensity devices.

This STM32F100xx datasheet should be read in conjunction with the low- and mediumdensity STM32F100xx reference manual.

For information on programming, erasing and protection of the internal Flash memory please refer to the *STM32F100xx Flash programming manual*. The reference and Flash programming manuals are both available from the STMicroelectronics website *www.st.com*.

For information on the Cortex[®]-M3 core please refer to the Cortex[®]-M3 Technical Reference Manual, available from the www.arm.com website at the following address: http://infocenter.arm.com.







Figure 1. STM32F100xx value line block diagram

1. Peripherals not present in low-density value line devices.

2. AF = alternate function on I/O port pin.

3. $T_A = -40$ °C to +85 °C (junction temperature up to 105 °C) or $T_A = -40$ °C to +105 °C (junction temperature up to 125 °C).



Each channel is connected to dedicated hardware DMA requests, with support for software trigger on each channel. Configuration is made by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI, DAC, I²C, USART, all timers and ADC.

2.2.14 RTC (real-time clock) and backup registers

The RTC and the backup registers are supplied through a switch that takes power either on V_{DD} supply when present or through the V_{BAT} pin. The backup registers are ten 16-bit registers used to store 20 bytes of user application data when V_{DD} power is not present.

The real-time clock provides a set of continuously running counters which can be used with suitable software to provide a clock calendar function, and provides an alarm interrupt and a periodic interrupt. It is clocked by a 32.768 kHz external crystal, resonator or oscillator, the internal low power RC oscillator or the high-speed external clock divided by 128. The internal low power RC has a typical frequency of 40 kHz. The RTC can be calibrated using an external 512 Hz output to compensate for any natural crystal deviation. The RTC features a 32-bit programmable counter for long term measurement using the Compare register to generate an alarm. A 20-bit prescaler is used for the time base clock and is by default configured to generate a time base of 1 second from a clock at 32.768 kHz.

2.2.15 Timers and watchdogs

The STM32F100xx devices include an advanced-control timer, six general-purpose timers, two basic timers and two watchdog timers.

Table 3 compares the features of the advanced-control, general-purpose and basic timers.

| Timer | Counter resolution | Counter type | Prescaler factor | DMA request generation | Capture/compare channels | Complementary outputs |
|------------------------|--------------------|-------------------------|---------------------------------------|------------------------|-----------------------------|--------------------------|
| TIM1 | 16-bit | Up, down, up/down | Any integer between 1 and 65536 | Yes | 4 | Yes |
| TIM2, TIM3, TIM4 | 16-bit | Up, down, up/down | Any integer between 1 and 65536 | Yes | 4 | No |
| TIM15 | 16-bit | Up | Any integer between 1 and 65536 | Yes | 2 | Yes |
| TIM16, TIM17 | 16-bit | Up | Any integer between 1 and 65536 | Yes | 1 | Yes |
| TIM6, TIM7 | 16-bit | Up | Any integer between 1 and 65536 | Yes | 0 | No |

Table 3. Timer feature comparison



Advanced-control timer (TIM1)

The advanced-control timer (TIM1) can be seen as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable inserted dead times. It can also be seen as a complete general-purpose timer. The 4 independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge or center-aligned modes)
- One-pulse mode output

If configured as a standard 16-bit timer, it has the same features as the TIMx timer. If configured as the 16-bit PWM generator, it has full modulation capability (0-100%).

The counter can be frozen in debug mode.

Many features are shared with those of the standard TIM timers which have the same architecture. The advanced control timer can therefore work together with the TIM timers via the Timer Link feature for synchronization or event chaining.

General-purpose timers (TIM2, TIM3, TIM4, TIM15, TIM16 & TIM17)

There are six synchronizable general-purpose timers embedded in the STM32F100xx devices (see *Table 3* for differences). Each general-purpose timers can be used to generate PWM outputs, or as simple time base.

TIM2, TIM3, TIM4

STM32F100xx devices feature three synchronizable 4-channels general-purpose timers. These timers are based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. They feature 4 independent channels each for input capture/output compare, PWM or one-pulse mode output. This gives up to 12 input captures/output compares/PWMs on the largest packages.

The TIM2, TIM3, TIM4 general-purpose timers can work together or with the TIM1 advanced-control timer via the Timer Link feature for synchronization or event chaining.

TIM2, TIM3, TIM4 all have independent DMA request generation.

These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

Their counters can be frozen in debug mode.

TIM15, TIM16 and TIM17

These timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler.

TIM15 has two independent channels, whereas TIM16 and TIM17 feature one single channel for input capture/output compare, PWM or one-pulse mode output.

The TIM15, TIM16 and TIM17 timers can work together, and TIM15 can also operate with TIM1 via the Timer Link feature for synchronization or event chaining.

TIM15 can be synchronized with TIM16 and TIM17.

TIM15, TIM16, and TIM17 have a complementary output with dead-time generation and independent DMA request generation

DocID16455 Rev 9



| | Pi | ns | | | | 5) | | Alternate functions ⁽³⁾⁽⁴⁾ | |
|---------|--------|---------|--------|-------------------------------|---------------------|-------------|--|---|--------------------------|
| LQFP100 | LQFP64 | TFBGA64 | LQFP48 | Pin name | Type ⁽¹⁾ | I / O level | Main function ⁽³⁾ (after reset) | Default | Remap |
| 9 | 4 | B1 | 4 | PC15-OSC32_OUT ⁽⁵⁾ | I/O | - | PC15 ⁽⁶⁾ | OSC32_OUT | - |
| 10 | - | - | - | V _{SS_5} | S | - | V _{SS_5} | - | - |
| 11 | - | - | - | V _{DD_5} | S | - | V _{DD_5} | - | - |
| 12 | 5 | C1 | 5 | OSC_IN | Ι | - | OSC_IN | - | PD0 ⁽⁷⁾ |
| 13 | 6 | D1 | 6 | OSC_OUT | 0 | - | OSC_OUT | - | PD1 ⁽⁷⁾ |
| 14 | 7 | E1 | 7 | NRST | I/O | - | NRST | - | - |
| 15 | 8 | E3 | - | PC0 | I/O | - | PC0 | ADC1_IN10 | - |
| 16 | 9 | E2 | - | PC1 | I/O | - | PC1 | ADC1_IN11 | - |
| 17 | 10 | F2 | - | PC2 | I/O | - | PC2 | ADC1_IN12 | - |
| 18 | 11 | _(8) | - | PC3 | I/O | - | PC3 | ADC1_IN13 | - |
| 19 | 12 | F1 | 8 | V _{SSA} | S | - | V _{SSA} | - | - |
| 20 | - | - | - | V _{REF-} | S | - | V _{REF-} | - | - |
| 21 | - | G1 | - | V _{REF+} | S | - | V _{REF+} | - | - |
| 22 | 13 | H1 | 9 | V _{DDA} | S | - | V _{DDA} | - | - |
| 23 | 14 | G2 | 10 | PA0-WKUP | I/O | - | PA0 | WKUP / USART2_CTS ⁽¹²⁾ / ADC1_IN0 / TIM2_CH1_ETR ⁽¹²⁾ | - |
| 24 | 15 | H2 | 11 | PA1 | I/O | - | PA1 | USART2_RTS ⁽¹²⁾ / ADC1_IN1 / TIM2_CH2 ⁽¹²⁾ | - |
| 25 | 16 | F3 | 12 | PA2 | I/O | - | PA2 | USART2_TX ⁽¹²⁾ / ADC1_IN2 / TIM2_CH3 ⁽¹²⁾ / TIM15_CH1 ⁽¹²⁾ | - |
| 26 | 17 | G3 | 13 | PA3 | I/O | - | PA3 | USART2_RX ⁽¹²⁾ / ADC1_IN3 / TIM2_CH4 ⁽¹²⁾ / TIM15_CH2 ⁽¹²⁾ | - |
| 27 | 18 | C2 | - | V _{SS_4} | S | - | V _{SS_4} | - | - |
| 28 | 19 | D2 | - | V _{DD_4} | S | - | V _{DD_4} | - | - |
| 29 | 20 | НЗ | 14 | PA4 | I/O | - | PA4 | SPI1_NSS ⁽¹²⁾ /ADC1_IN4 USART2_CK ⁽¹²⁾ / DAC1_OUT | - |
| 30 | 21 | F4 | 15 | PA5 | I/O | - | PA5 | SPI1_SCK ⁽¹²⁾ /ADC1_IN5 / DAC2_OUT | - |
| 31 | 22 | G4 | 16 | PA6 | I/O | - | PA6 | SPI1_MISO ⁽¹²⁾ /ADC1_IN6/ TIM3_CH1 ⁽¹²⁾ | TIM1_BKIN / TIM16_CH1 |
| 32 | 23 | H4 | 17 | PA7 | I/O | - | PA7 | SPI1_MOSI ⁽¹²⁾ /ADC1_IN7/ TIM3_CH2 ⁽¹²⁾ | TIM1_CH1N / TIM17_CH1 |

Table 4. Low & medium-density STM32F100xx pin definitions (continued)



| Pins | | | | | 2) | | Alternate function | s ⁽³⁾⁽⁴⁾ | |
|---------|--------|---------|--------|-------------------|---------------------|----------------------------|--|--|------------------------|
| LQFP100 | LQFP64 | TFBGA64 | LQFP48 | Pin name | Type ⁽¹⁾ | I / O level ⁽²⁾ | Main function ⁽³⁾ (after reset) | Default | Remap |
| 33 | 24 | H5 | - | PC4 | I/O | - | PC4 | ADC1_IN14 | - |
| 34 | 25 | H6 | - | PC5 | I/O | - | PC5 | ADC1_IN15 | - |
| 35 | 26 | F5 | 18 | PB0 | I/O | - | PB0 | ADC1_IN8/TIM3_CH3 ⁽¹²⁾ | TIM1_CH2N |
| 36 | 27 | G5 | 19 | PB1 | I/O | - | PB1 | ADC1_IN9/TIM3_CH4 ⁽¹²⁾ | TIM1_CH3N |
| 37 | 28 | G6 | 20 | PB2 | I/O | FT | PB2/BOOT1 | - | - |
| 38 | - | - | - | PE7 | I/O | FT | PE7 | - | TIM1_ETR |
| 39 | - | - | - | PE8 | I/O | FT | PE8 | - | TIM1_CH1N |
| 40 | - | - | - | PE9 | I/O | FT | PE9 | - | TIM1_CH1 |
| 41 | - | - | - | PE10 | I/O | FT | PE10 | - | TIM1_CH2N |
| 42 | - | - | - | PE11 | I/O | FT | PE11 | - | TIM1_CH2 |
| 43 | - | - | - | PE12 | I/O | FT | PE12 | - | TIM1_CH3N |
| 44 | - | - | - | PE13 | I/O | FT | PE13 | - | TIM1_CH3 |
| 45 | - | - | - | PE14 | I/O | FT | PE14 | - | TIM1_CH4 |
| 46 | - | - | - | PE15 | I/O | FT | PE15 | - | TIM1_BKIN |
| 47 | 29 | G7 | 21 | PB10 | I/O | FT | PB10 | I2C2_SCL ⁽⁹⁾ /USART3_TX (12) | TIM2_CH3 / HDMI_CEC |
| 48 | 30 | H7 | 22 | PB11 | I/O | FT | PB11 | I2C2_SDA ⁽⁹⁾ /USART3_RX ⁽ 12) | TIM2_CH4 |
| 49 | 31 | D6 | 23 | V _{SS_1} | S | - | V _{SS_1} | - | - |
| 50 | 32 | E6 | 24 | V _{DD_1} | S | - | V _{DD_1} | - | - |
| 51 | 33 | H8 | 25 | PB12 | I/O | FT | PB12 | SPI2_NSS ⁽¹⁰⁾ / I2C2_SMBA ⁽⁹⁾ / TIM1_BKIN ⁽¹²⁾ /USART3_C K ⁽¹²⁾ | - |
| 52 | 34 | G8 | 26 | PB13 | I/O | FT | PB13 | SPI2_SCK ⁽¹⁰⁾ /TIM1_CH1N ⁽¹²⁾ USART3_CTS ⁽¹²⁾ | - |
| 53 | 35 | F8 | 27 | PB14 | I/O | FT | PB14 | SPI2_MISO ⁽¹⁰⁾ / TIM1_CH2N ⁽¹²⁾ / USART3_RTS ⁽¹²⁾ | TIM15_CH1 |
| 54 | 36 | F7 | 28 | PB15 | I/O | FT | PB15 | SPI2_MOSI ⁽¹⁰⁾ / TIM1_CH3N / TIM15_CH1N ⁽¹²⁾ | TIM15_CH2 |
| 55 | - | - | - | PD8 | I/O | FT | PD8 | - | USART3_TX |
| 56 | - | - | - | PD9 | I/O | FT | PD9 | - | USART3_RX |

| Table 4. Low & me | dium-density STM32 | F100xx pin definiti | ons (continued) |
|-------------------|--------------------|---------------------|---------------------------------------|
| | | | · · · · · · · · · · · · · · · · · · · |



5 Electrical characteristics

5.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

5.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A max$ (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\Sigma$).

5.1.2 Typical values

Unless otherwise specified, typical data are based on $T_A = 25$ °C, $V_{DD} = 3.3$ V (for the 2 V $\leq V_{DD} \leq 3.6$ V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\Sigma$).

5.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

5.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 8*.

5.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 9*.



| | | | | Typical | values ⁽¹⁾ | |
|--------|------------|------------------------------|-------------------|---|--------------------------|------|
| Symbol | Parameter | Conditions | f _{HCLK} | All peripherals enabled ⁽²⁾ | All peripherals disabled | Unit |
| | | | 24 MHz | 7.3 | 2.6 | |
| | | | 16 MHz | 5.2 | 2 | |
| | | | 8 MHz | 2.8 | 1.3 | |
| | | Running on high-speed | 4 MHz | 2 | 1.1 | |
| | | 8 MHz crystal ⁽³⁾ | 2 MHz | 1.5 | 1.1 | |
| | Quarka | | 1 MHz | 1.25 | 1 | mA |
| | | | 500 kHz | 1.1 | 1 | |
| | current in | | 125 kHz | 1.05 | 0.95 | |
| 'DD | Sleep | | 24 MHz | 6.65 | 1.9 | 111A |
| | mode | | 16 MHz | 4.5 | 1.4 | |
| | | | 8 MHz | 2.2 | 0.7 | - |
| | | Running on high-speed | 4 MHz | 1.35 | 0.55 | |
| | | internal RC (HSI) | 2 MHz | 0.85 | 0.45 | |
| | | | 1 MHz | 0.6 | 0.41 | |
| | | | 500 kHz | 0.5 | 0.39 | |
| | | | 125 kHz | 0.4 | 0.37 | |

Table 17. Typical current consumption in Sleep mode, code running from Flash or RAM

1. Typical values are measures at T_A = 25 °C, V_{DD} = 3.3 V.

2. Add an additional power consumption of 0.8 mA for the ADC and of 0.5 mA for the DAC analog part. In applications, this consumption occurs only while the ADC is on (ADON bit is set in the ADC_CR2 register).

3. An 8 MHz crystal is used as the external clock source. The AHB prescaler is used to reduce the frequency when $f_{HCLK} > 8$ MHz, the PLL is used when $f_{HCLK} > 8$ MHz.

On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in *Table 18*. The MCU is placed under the following conditions:

- all I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load)
- all peripherals are disabled unless otherwise mentioned
- the given value is calculated by measuring the current consumption
 - with all peripherals clocked off
 - with only one peripheral clocked on
- ambient operating temperature and V_{DD} supply voltage conditions summarized in Table 5.





Figure 21. Typical application with a 32.768 kHz crystal

5.3.7 Internal clock source characteristics

The parameters given in Table 23 are derived from tests performed under the ambient temperature and V_{DD} supply voltage conditions summarized in Table 8.

High-speed internal (HSI) RC oscillator

| Symbol | Parameter | Conditions | Min | Тур | Мах | Unit | |
|-------------------------------------|----------------------------------|--------------------------------------|------|-----|-----|------|--|
| f _{HSI} | Frequency | - | - | 8 | - | MHz | |
| DuCy _(HSI) | Duty cycle | - | 45 | - | 55 | % | |
| | | $T_A = -40$ to 105 °C ⁽²⁾ | -2.4 | - | 2.5 | % | |
| ACC | Accuracy of HSI oscillator | $T_A = -10$ to 85 °C ⁽²⁾ | -2.2 | - | 1.3 | % | |
| ACCHSI | | $T_A = 0$ to 70 °C ⁽²⁾ | -1.9 | - | 1.3 | % | |
| | | T _A = 25 °C | -1 | - | 1 | % | |
| t _{su(HSI)} ⁽³⁾ | HSI oscillator startup time | - | 1 | - | 2 | μs | |
| I _{DD(HSI)} ⁽³⁾ | HSI oscillator power consumption | - | - | 80 | 100 | μA | |

Table 23 HSI oscillator characteristics⁽¹⁾

1. V_{DD} = 3.3 V, T_A = –40 to 105 °C °C unless otherwise specified.

2. Guaranteed by characterization results.

3. Guaranteed by design. Not tested in production



5.3.9 Memory characteristics

Flash memory

The characteristics are given at T_{A} = –40 to 105 $^{\circ}\text{C}$ unless otherwise specified.

| Symbol | Parameter | Conditions | Min ⁽¹⁾ | Тур | Max ⁽¹⁾ | Unit |
|--------------------|-------------------------|--|--------------------|------|--------------------|------|
| t _{prog} | 16-bit programming time | $T_A = -40$ to +105 °C | 40 | 52.5 | 70 | μs |
| t _{ERASE} | Page (1 KB) erase time | $T_A = -40$ to +105 °C | 20 | - | 40 | ms |
| t _{ME} | Mass erase time | $T_A = -40$ to +105 °C | 20 | - | 40 | ms |
| | | Read mode f _{HCLK} = 24 MHz, V _{DD} = 3.3 V | - | - | 20 | mA |
| I _{DD} | Supply current | Write / Erase modes f _{HCLK} = 24 MHz, V _{DD} = 3.3 V | - | - | 5 | mA |
| | | Power-down mode / Halt, V _{DD} = 3.0 to 3.6 V | - | - | 50 | μA |
| V _{prog} | Programming voltage | - | 2 | - | 3.6 | V |

| Table 27. | Flash | memory | characteristics |
|-----------|-------|--------|-----------------|
|-----------|-------|--------|-----------------|

1. Guaranteed by design.

| Symbol | Parameter | Conditions | | Unit | | |
|------------------|----------------|---|--------------------|------|-----|---------|
| Symbol | Falameter | conditions | Min ⁽¹⁾ | Тур | Мах | Unit |
| N _{END} | Endurance | $T_A = -40$ to +85 °C (6 suffix versions) $T_A = -40$ to +105 °C (7 suffix versions) | 10 | - | - | kcycles |
| | | 1 kcycle ⁽²⁾ at T _A = 85 °C | 30 | - | - | |
| t _{RET} | Data retention | 1 kcycle ⁽²⁾ at T _A = 105 °C | 10 | - | - | Years |
| | | 10 kcycles ⁽²⁾ at T _A = 55 °C | 20 | - | - | |

Table 28. Flash memory endurance and data retention

1. Based on characterization not tested in production.

2. Cycling performed over the whole temperature range.



Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device is monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

| | Symbol | Parameter | Conditions | Monitored | Max vs. [f _{HSE} /f _{HCLK}] | Unit |
|----|--------|------------|---|-------------------|--|------|
| U, | Cymbol | | Conditione | frequency band | 8/24 MHz | |
| | | Peak level | $V_{DD} = 3.6 \text{ V}, T_A = 25^{\circ}\text{C},$ LQFP100 package compliant with SAE J1752/3 | 0.1 MHz to 30 MHz | 9 | |
| | 9 | | | 30 MHz to 130 MHz | 16 | dBµV |
| | SEMI | | | 130 MHz to 1GHz | 19 | |
| | | | | SAE EMI Level | 4 | - |

| Table 30. EMI characteristics |
|-------------------------------|
|-------------------------------|

5.3.11 Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts \times (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

| Table 31. ESD absolute maximu | um ratings |
|-------------------------------|------------|
|-------------------------------|------------|

| Symbol | Ratings | Conditions | Class | Maximum value ⁽¹⁾ | Unit |
|-----------------------|---|--|-------|---------------------------------|------|
| V _{ESD(HBM)} | Electrostatic discharge voltage (human body model) | $T_A = +25 \ ^{\circ}C$ conforming to JESD22-A114 | 2 | 2000 | V |
| V _{ESD(CDM)} | Electrostatic discharge voltage (charge device model) | $T_A = +25 \ ^{\circ}C$ conforming to JESD22-C101 | 111 | 500 | v |

1. Based on characterization results, not tested in production.

Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD78 IC latch-up standard.

| Symbol | Parameter | Conditions | Class |
|--------|-----------------------|--------------------------------------|------------|
| LU | Static latch-up class | $T_A = +105$ °C conforming to JESD78 | II level A |

Table 32. Electrical sensitivities



5.3.13 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 34* are derived from tests performed under the conditions summarized in *Table 8*. All I/Os are CMOS and TTL compliant.

| Symbol | Parameter | Conditions | Min | Тур | Мах | Unit |
|------------------|--|--|------------------------------------|-----|------------------------------------|------|
| V | Standard I/O input low level voltage | | -0.3 | - | 0.28*(V _{DD} –2 V)+0.8 V | |
| ۷IL | I/O FT ⁽¹⁾ input low level voltage | - | -0.3 | - | 0.32*(V _{DD} -2 V)+0.75 V | |
| | Standard I/O input high level voltage | | 0.41*(V _{DD} -2 V) +1.3 V | - | V _{DD} +0.3 | V |
| V _{IH} | I/O FT ⁽¹⁾ input high | $V_{DD} > 2 V$ | 0.42*/\/2\+1.\/ | | 5.5 | |
| | level voltage | $V_{DD} \leq 2 V$ | 0.42 (V _{DD} -2)+1 V | - | 5.2 | |
| V _{hvs} | Standard I/O Schmitt trigger voltage hysteresis ⁽²⁾ | - | 200 | - | - | mV |
| , - | I/O FT Schmitt trigger voltage hysteresis ⁽²⁾ | | 5% V _{DD} ⁽³⁾ | - | - | mV |
| L. | Input leakage | V _{SS} ≤V _{IN} ≤V _{DD} Standard I/Os | - | - | ±1 | |
| 'lkg | current ⁽⁴⁾ | V _{IN} = 5 V I/O FT | - | - | 3 | μΛ |
| R _{PU} | Weak pull-up equivalent resistor ⁽⁵⁾ | $V_{IN} = V_{SS}$ | 30 | 40 | 50 | kΩ |
| R _{PD} | Weak pull-down equivalent resistor ⁽⁵⁾ | $V_{IN} = V_{DD}$ | 30 | 40 | 50 | kΩ |
| C _{IO} | I/O pin capacitance | _ | - | 5 | _ | pF |

1. FT = 5V tolerant. To sustain a voltage higher than V_{DD}+0.3 the internal pull-up/pull-down resistors must be disabled.

2. Hysteresis voltage between Schmitt trigger switching levels. Guaranteed by design.

- 3. With a minimum of 100 mV.
- 4. Leakage could be higher than max. if negative current is injected on adjacent pins.
- 5. Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimum (~10% order).

All I/Os are CMOS and TTL compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements is shown in *Figure 22* and *Figure 23* for standard I/Os, and in *Figure 24* and *Figure 25* for 5 V tolerant I/Os.



Output voltage levels

Unless otherwise specified, the parameters given in *Table 35* are derived from tests performed under the ambient temperature and V_{DD} supply voltage conditions summarized in *Table 8*. All I/Os are CMOS and TTL compliant.

| Symbol | Parameter | Conditions | Min | Max | Unit | |
|--------------------------------|---|---|----------------------|-----|------|--|
| V _{OL} ⁽¹⁾ | Output Low level voltage for an I/O pin when 8 pins are sunk at the same time | CMOS port ⁽²⁾ | - | 0.4 | V | |
| V _{OH} ⁽³⁾ | Output High level voltage for an I/O pin when 8 pins are sourced at the same time | $2.7 V < V_{DD} < 3.6 V$ | V _{DD} -0.4 | - | V | |
| V _{OL} ⁽¹⁾ | Output low level voltage for an I/O pin when 8 pins are sunk at the same time | TTL port ⁽²⁾ | - | 0.4 | V | |
| V _{OH} ⁽³⁾ | Output high level voltage for an I/O pin when 8 pins are sourced at the same time | $2.7 V < V_{DD} < 3.6 V$ | 2.4 | - | V | |
| V _{OL} ⁽¹⁾ | Output low level voltage for an I/O pin when 8 pins are sunk at the same time | I _{IO} = +20 mA ⁽⁴⁾ | - | 1.3 | V | |
| V _{OH} ⁽³⁾ | Output high level voltage for an I/O pin when 8 pins are sourced at the same time | 2.7 V < V _{DD} < 3.6 V | V _{DD} -1.3 | - | v | |
| V _{OL} ⁽¹⁾ | Output low level voltage for an I/O pin when 8 pins are sunk at the same time | I _{IO} = +6 mA ⁽⁴⁾ | - | 0.4 | V | |
| V _{OH} ⁽³⁾ | Output high level voltage for an I/O pin when 8 pins are sourced at the same time | 2 V < V _{DD} < 2.7 V | V _{DD} -0.4 | - | V | |

1. The I_{IO} current sunk by the device must always respect the absolute maximum rating specified in *Table 6* and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VSS}.

2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

3. The I_{IO} current sourced by the device must always respect the absolute maximum rating specified in Table 6 and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VDD}.

4. Based on characterization data, not tested in production.



5.3.16 Communications interfaces

I²C interface characteristics

Unless otherwise specified, the parameters given in *Table 39* are derived from tests performed under the ambient temperature, f_{PCLK1} frequency and V_{DD} supply voltage conditions summarized in *Table 8*.

The STM32F100xx value line I²C interface meets the requirements of the standard I²C communication protocol with the following restrictions: the I/O pins SDA and SCL are mapped to are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and V_{DD} is disabled, but is still present.

The I²C characteristics are described in *Table 39*. Refer also to *Section 5.3.12: I/O current injection characteristics* for more details on the input/output alternate function characteristics (SDA and SCL).

| Symbol | Parameter | Standard n | node l ² C ⁽¹⁾ | Fast mode | Unit | |
|--|---|------------|--------------------------------------|-----------|--------------------|-----|
| Symbol | Falameter | Min Max | | Min | | Мах |
| t _{w(SCLL)} | SCL clock low time | 4.7 | - | 1.3 | - | 116 |
| t _{w(SCLH)} | SCL clock high time | 4.0 | - | 0.6 | - | μο |
| t _{su(SDA)} | SDA setup time | 250 | - | 100 | - | |
| t _{h(SDA)} | SDA data hold time | 0 | - | 0 | 900 ⁽³⁾ | |
| t _{r(SDA)} t _{r(SCL)} | SDA and SCL rise time | - | 1000 | - | 300 | ns |
| t _{f(SDA)} t _{f(SCL)} | SDA and SCL fall time | - | 300 | - | 300 | |
| t _{h(STA)} | Start condition hold time | 4.0 | - | 0.6 | - | |
| t _{su(STA)} | Repeated Start condition setup time | 4.7 | - | 0.6 | - | μs |
| t _{su(STO)} | Stop condition setup time | 4.0 | - | 0.6 | - | μs |
| t _{w(STO:STA)} | Stop to Start condition time (bus free) | 4.7 | - | 1.3 | - | μs |
| Cb | Capacitive load for each bus line | - | 400 | - | 400 | pF |

| Table 39, ITC characteristics | Table | 39. | I ² C | chara | cteris | stics |
|-------------------------------|-------|-----|------------------|-------|--------|-------|
|-------------------------------|-------|-----|------------------|-------|--------|-------|

1. Guaranteed by design.

f_{PCLK1} must be at least 2 MHz to achieve standard mode I²C frequencies. It must be at least 4 MHz to achieve fast mode I²C frequencies. It must be a multiple of 10 MHz to reach the 400 kHz maximum I2C fast mode clock.

3. The maximum Data hold time has only to be met if the interface does not stretch the low period of SCL signal.



| Symbol | Parameter | Min | Тур | Max ⁽¹⁾ | Unit | Comments | | |
|-------------------------------|--|-----|-----|--------------------|------|---|--|--|
| | Offset error | | - | ±10 | mV | Given for the DAC in 12-bit configuration | | |
| Offset ⁽¹⁾ | (difference between measured value at Code (0x800) and the | - | - | ±3 | LSB | Given for the DAC in 10-bit at V _{REF+} = 3.6 V | | |
| | ideal value = V _{REF+} /2) | - | - | ±12 | LSB | Given for the DAC in 12-bit at V_{REF+} = 3.6 V | | |
| Gain error ⁽¹⁾ | Gain error | - | - | ±0.5 | % | Given for the DAC in 12bit configuration | | |
| tsettling ⁽¹⁾ | Settling time (full scale: for a 10- bit input code transition between the lowest and the highest input codes when DAC_OUT reaches final value ±1LSB | - | 3 | 4 | μs | $C_{LOAD} \le 50 \text{ pF}, \text{ R}_{LOAD} \ge 5 \text{ k}\Omega$ | | |
| Update rate ⁽¹⁾ | Max frequency for a correct DAC_OUT change when small variation in the input code (from code i to i+1LSB) | - | - | 1 | MS/s | $C_{LOAD} \le 50 \text{ pF}, \text{ R}_{LOAD} \ge 5 \text{ k}\Omega$ | | |
| t _{wakeup} (1) | Wakeup time from off state (Setting the ENx bit in the DAC Control register) | - | 6.5 | 10 | μs | $C_{LOAD} \le 50 \text{ pF}, R_{LOAD} \ge 5 \text{ k}\Omega$ input code between lowest and highest possible ones. | | |
| PSRR+ ⁽¹⁾ | Power supply rejection ratio (to V _{DDA}) (static DC measurement | - | -67 | -40 | dB | No R _{LOAD} , C _{LOAD} = 50 pF | | |

1. Guaranteed by characterization results.

2. Guaranteed by design.



| Figure 36. | 12-bit | buffered | /non-buffered | DAC |
|------------|--------|----------|---------------|-----|
|------------|--------|----------|---------------|-----|

 The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC_CR register.



6.2 LQFP64 package information

Figure 40.LQFP64 – 10 x 10 mm 64 pin low-profile quad flat package outline



1. Drawing is not in scale.

| Table 49. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package |
|---|
| mechanical data |

| Symphol | | millimeters | | | inches ⁽¹⁾ | |
|---------|-------|-------------|-------|--------|-----------------------|--------|
| Symbol | Min | Тур | Max | Min | Тур | Max |
| А | - | - | 1.600 | - | - | 0.0630 |
| A1 | 0.050 | - | 0.150 | 0.0020 | - | 0.0059 |
| A2 | 1.350 | 1.400 | 1.450 | 0.0531 | 0.0551 | 0.0571 |
| b | 0.170 | 0.220 | 0.270 | 0.0067 | 0.0087 | 0.0106 |
| с | 0.090 | - | 0.200 | 0.0035 | - | 0.0079 |
| D | - | 12.000 | - | - | 0.4724 | - |
| D1 | - | 10.000 | - | - | 0.3937 | - |
| D3 | - | 7.500 | - | - | 0.2953 | - |
| E | - | 12.000 | - | - | 0.4724 | - |
| E1 | - | 10.000 | - | - | 0.3937 | - |
| E3 | - | 7.500 | - | - | 0.2953 | - |



| Symbol | millimeters | | | inches ⁽¹⁾ | | |
|--------|-------------|-------|-------|-----------------------|--------|--------|
| | Min | Тур | Мах | Min | Тур | Мах |
| E1 | 6.800 | 7.000 | 7.200 | 0.2677 | 0.2756 | 0.2835 |
| E3 | - | 5.500 | - | - | 0.2165 | - |
| е | - | 0.500 | - | - | 0.0197 | - |
| L | 0.450 | 0.600 | 0.750 | 0.0177 | 0.0236 | 0.0295 |
| L1 | - | 1.000 | - | - | 0.0394 | - |
| k | 0° | 3.5° | 7° | 0° | 3.5° | 7° |
| CCC | - | - | 0.080 | - | - | 0.0031 |

Table 52. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package mechanical data (continued)

1. Values in inches are converted from mm and rounded to 4 decimal digits.





1. Dimensions are expressed in millimeters.



7 Ordering information scheme

Table 54. Ordering information scheme

| Example: | STM32 F 100 C 6 | Т | 6 | В | ххх |
|---|-----------------|---|---|---|-----|
| Device femily | | | | | |
| | | | | | |
| STM32 = ARM-based 32-bit microcontroller | | | | | |
| Product type | | | | | |
| F = General-purpose | | | | | |
| Device subfamily | | | | | |
| 100 = value line | | | | | |
| Pin count | | | | | |
| C = 48 pins | | | | | |
| R = 64 pins | | | | | |
| V = 100 pins | | | | | |
| Flash memory size | | | | | |
| 4 = 16 Kbytes of Flash memory | | | | | |
| 6 = 32 Kbytes of Flash memory | | | | | |
| 8 = 64 Kbytes of Flash memory | | | | | |
| B = 128 Kbytes of Flash memory | | | | | |
| Package | | | | | |
| T = LQFP | | | | | |
| H = BGA | | | | | |
| Temperature range | | | | | |
| 6 = Industrial temperature range, -40 to 85 °C | | | | | |
| 7 = Industrial temperature range, -40 to 105 °C | | | | | |
| Internal code | | | | | |
| В | | | | | |
| Options | | | | | |
| • | | | | | 1 |

xxx = programmed parts

TR = tape and real

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.



| Date | Revision | Changes |
|-------------|----------|---|
| 08-Jun-2012 | 7 | Updated Table 6: Current characteristics on page 34 Updated Table 39: I2C characteristics on page 64 Corrected note "non-robust " in Section 5.3.17: 12-bit ADC characteristics on page 68 Updated Section 5.3.13: I/O port characteristics on page 57 Updated Section 2.2.20: GPIOs (general-purpose inputs/outputs) on page 20 Updated Table 4: Low & medium-density STM32F100xx pin definitions on page 24 Updated Section 5.3.1: General operating conditions on page 34 Updated Table 14: Maximum current consumption in Sleep mode, code running from Flash or RAM on page 39 |
| 08-Jun-2015 | 8 | Updated Table 18: Peripheral current consumption, Table 31: ESD absolute maximum ratings, Table 48: LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package mechanical data, Table 49: LQFP64 - 64- pin, 10 x 10 mm low-profile quad flat package mechanical data, Table 50: TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball grid array package mechanical data, Table 51: TFBGA64 recommended PCB design rules (0.5 mm pitch BGA) and Table 52: LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package mechanical data. Updated Figure 37: LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat package outline, Figure 38: LQFP100 - 100-pin, 14 x 14 mm low- profile quad flat recommended footprint, Figure 40: LQFP64 – 10 x 10 mm 64 pin low-profile quad flat package outline, Figure 41: LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat recommended footprint, Figure 43: TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch thin profile fine pitch ball grid array package outline, Figure 44: TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball grid array, recommended footprint, Figure 46: LQFP48 - 48-pin, 7 x 7 mm low- profile quad flat package outline and Figure 47: LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package recommended footprint. Added Figure 39: LQFP100 marking example (package top view), Figure 42: LQFP64 marking example (package top view) and Figure 48: LQFP48 marking example (package top view). |
| 21-Nov-2016 | 9 | Updated: – Figure 7: Memory map – Figure 18: High-speed external clock source AC timing diagram – Figure 19: Low-speed external clock source AC timing diagram – Table 19: High-speed external user clock characteristics – Table 20: Low-speed external user clock characteristics – Table 42: ADC characteristics |

