

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	AVR
Core Size	8-Bit
Speed	8MHz
Connectivity	EBI/EMI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	35
Program Memory Size	8KB (4K x 16)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VFQFN Exposed Pad
Supplier Device Package	44-VQFN (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atmega8515l-8mj


Email: info@E-XFL.COM


Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Pin Configurations

Figure 1. Pinout ATmega8515






MLF bottom pad should be soldered to ground.
 * NC = Do not connect (May be used in future devices)

Overview

The ATmega8515 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega8515 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

Block Diagram

Figure 2. Block Diagram







The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega8515 provides the following features: 8K bytes of In-System Programmable Flash with Read-While-Write capabilities, 512 bytes EEPROM, 512 bytes SRAM, an External memory interface, 35 general purpose I/O lines, 32 general purpose working registers, two flexible Timer/Counters with compare modes, Internal and External interrupts, a Serial Programmable USART, a programmable Watchdog Timer with internal Oscillator, a SPI serial port, and three software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and Interrupt system to continue functioning. The Power-down mode saves the Register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or hardware reset. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low-power consumption.

The device is manufactured using Atmel's high density nonvolatile memory technology. The On-chip ISP Flash allows the Program memory to be reprogrammed In-System through an SPI serial interface, by a conventional nonvolatile memory programmer, or by an On-chip Boot program running on the AVR core. The boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-programmable Flash on a monolithic chip, the Atmel ATmega8515 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega8515 is supported with a full suite of program and system development tools including: C Compilers, Macro assemblers, Program debugger/simulators, In-circuit Emulators, and Evaluation kits.

Disclaimer

Typical values contained in this datasheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be available after the device is characterized.

AT90S4414/8515 and ATmega8515 Compatibility

The ATmega8515 provides all the features of the AT90S4414/8515. In addition, several new features are added. The ATmega8515 is backward compatible with AT90S4414/8515 in most cases. However, some incompatibilities between the two microcontrollers exist. To solve this problem, an AT90S4414/8515 compatibility mode can be selected by programming the S8515C Fuse. ATmega8515 is 100% pin compatible with AT90S4414/8515, and can replace the AT90S4414/8515 on current printed circuit boards. However, the location of Fuse bits and the electrical characteristics differs between the two devices.

AT90S4414/8515 Compatibility Mode

Programming the S8515C Fuse will change the following functionality:

- The timed sequence for changing the Watchdog Time-out period is disabled. See "Timed Sequences for Changing the Configuration of the Watchdog Timer" on page 53 for details.
- The double buffering of the USART Receive Registers is disabled. See "AVR USART vs. AVR UART Compatibility" on page 137 for details.
- PORTE(2:1) will be set as output, and PORTE0 will be set as input.

Pin Descriptions

VCC Digital supply voltage.

GND Ground.

Port A (PA7..PA0) Port A is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. When pins PA0 to PA7 are used as inputs and are externally

> pulled low, they will source current if the internal pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

> Port A also serves the functions of various special features of the ATmega8515 as listed on page 67.

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset

condition becomes active, even if the clock is not running.

Port B also serves the functions of various special features of the ATmega8515 as listed on page 67.

Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port D also serves the functions of various special features of the ATmega8515 as listed on page 72.

Port E is an 3-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port E output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port E pins that are externally pulled low will source current if the pull-up resistors are activated. The Port E pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port E also serves the functions of various special features of the ATmega8515 as listed on page 74.

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 18 on page 46. Shorter pulses are not guaranteed to generate a reset.

Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

Output from the inverting Oscillator amplifier.

Port B (PB7..PB0)

Port C (PC7..PC0)

Port D (PD7..PD0)

Port E(PE2..PE0)

RESET

XTAL1

XTAL2





Resources

A comprehensive set of development tools, application notes and datasheets are available for download on http://www.atmel.com/avr.

About Code Examples

This documentation contains simple code examples that briefly show how to use various parts of the device. These code examples assume that the part specific header file is included before compilation. Be aware that not all C Compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Please confirm with the C Compiler documentation for more details.





Register Summary

SSP SSP SPH	Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
\$39,050 SPL SPT SPG S	\$3F (\$5F)	SREG	I	T	Н	S	V	N	Z	С	10
Sept	\$3E (\$5E)	SPH	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	12
SSS 8599 OLCH	\$3D (\$5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	12
SAS ASA	\$3C (\$5C)	Reserved					-				
S89 899 TMSK	\$3B (\$5B)	GICR	INT1	INT0	INT2	-	-	-	IVSEL	IVCE	·
See 8686 TIFR	\$3A (\$5A)	GIFR	INTF1	INTF0	INTF2	-	-	-	-	-	79
SYT (ST)						-		-			93, 124
Sept	· · ·					-					
SSE (SSE) MCUCER SRE	` ,							1			
SM 646 MCUCSR						1					
SS SS SS TOCR0	` ,			SRW10		SM1					
SSS (SSS)				-		-					,
SS1 (SS1)			FOC0	WGM00	COM01			CS02	CS01	CS00	
Sept	· · ·										
SEF SEF TOCHIA COMIA COMIB				VAADIC				1		DOD40	
SEE (SEE) TOCHRB IONCI SEST WOMTS WOMTS CS12 CS11 CS10 122						1		1			
SED 154-07 TONT14	` '				COMIBI						
SSC (84C) TOMTIL Timer/Counter1 - Counter Register Low Byte 123	, ,		ICNCT	ICEST	- Time			1	CSII	CS10	
SZB (S4SB)											
S2A (S4A)											
S20 (S49) OCR18H											
S28 (S48) OCATE Timer/Counter1 - Output Compare Register B Low Byte 123	` '										
S22 (S47) Reserved	· · ·										
S25 (S45) Reserved		1			1111161700	ounter i - Output C	-	D Low Dyte			
S25 (545) ICR1H Timer/Counter1 - Input Capture Register High Byte 124		1					_				
S24 (S44) ICR1L	` ,				Timer/	Counter1 - Input (Canture Register	High Byte			
\$22 (\$42) Reserved	· · ·										
\$22 (\$42)	. (. ,	1					-				
S21 (S41) WDTCR -							-				-
Second S	, ,		-	-	-	WDCE	WDE	WDP2	WDP1	WDP0	51
USSHC URSEL UMSEL UMSEL UMSEL UMSEL UMSEL USSH USSH USSH USSH USSH USSH USSH USS		UBRRH	URSEL	-	-	-		UBR	R[11:8]		159
\$1E (\$3E)	\$20(1) (\$40)(1)	UCSRC	URSEL	UMSEL	UPM1	UPM0	USBS	UCSZ1	UCSZ0	UCPOL	157
\$1D (\$3D)	\$1F (\$3F)	EEARH	-	-	-	-	-	-	-	EEAR8	19
S1C (S3C) EECR	\$1E (\$3E)	EEARL				EEPROM Addres	s Register Low B	lyte			19
\$18 (\$38) PORTA PORTA7 PORTA6 PORTA5 PORTA4 PORTA3 PORTA2 PORTA1 PORTA0 75 \$14 (\$3A) DDRA DDA7 DDA6 DDA5 DDA4 DDA3 DDA2 DDA1 DDA0 75 \$18 (\$39) PINA PINA7 PINA6 PINA5 PINA4 PINA3 PINA2 PINA1 PINA0 75 \$18 (\$38) PORTB PORTB7 PORTB6 PORTB5 PORTB4 PORTB2 PORTB1 PORTB0 75 \$17 (\$37) DDRB DDB7 DDB6 DDB5 DDB4 DDB3 DDB2 DDB1 DDB0 75 \$16 (\$36) PINB PINB7 PINB6 PINB5 PINB6 PINB5 PINB1 PINB0 PINB1 PINB0 75 \$15 (\$35) PORTC PORTC7 PORTC6 PORTC5 PORTC4 PORTC3 PORTC2 PORTC1 PORTC0 75 \$14 (\$44) DDRC DDC7 DDC6 DDC5 DDC4 DDC3 DDC2 DDC1 DDC0 75 \$13 (\$33) PINC PINC7 PINC6 PINC5 PINC4 PINC3 PINC2 PINC1 PINC0 76 \$12 (\$32) PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0 76 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PORTD0 76 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 76 \$00 (\$2C) SPCR SPIE SPE DORD MSTR CPOL CHAA SPR1 SPR0 131 \$00 (\$2D) SPCR SPIE SPE DORD MSTR CPOL CHAA SPR1 SPR0 131 \$00 (\$2D) SPCR SPIE SPE DORD MSTR CPOL CHAA SPR1 SPR0 131 \$00 (\$2D) UBRRL USART I/O Data Register USART Baud Rate Register Low Byte USART Baud Rate Register Low Byte 159 \$08 (\$28) ACSR ACD ACSR AC PORTE2 PORTE1 PORTE0 76 \$00 (\$2C) DDRE DDE2 DDE1 DDE0 76 \$00 (\$2C) DDRE DDRE DDE2 DDE1 DDE0 76 \$00 (\$2C) DDRE DDE2 DDE2 DDE1 DDE0 76 \$00 (\$2C) DDRE DDE2 DDE1 DDE0 76 \$00 (\$2C) DDRE DDE2 DDRE DDRE DDRE DDRE DDRE DDRE DDRE	\$1D (\$3D)	EEDR				EEPROM	Data Register				20
\$14 (\$34) DDRA DDA7 DDA6 DDA5 DDA4 DDA3 DDA2 DDA1 DDA0 75 \$19 (\$39) PINA PINA7 PINA6 PINA5 PINA5 PINA4 PINA3 PINA2 PINA1 PINA0 75 \$18 (\$38) PORTB PORTB7 PORTB6 PORTB5 PORTB5 PORTB4 PORTB3 PORTB1 PORTB0 75 \$17 (\$37) DDRB DDB7 DDB6 DDB5 DDB4 DDB3 DDB2 DDB1 DDB0 75 \$16 (\$36) PINB PINB7 PINB6 PINB5 PINB4 PINB3 PINB2 PINB1 PINB0 75 \$15 (\$35) PORTC PORTC7 PORTC6 PORTC5 PORTC4 PORTC3 PORTC2 PORTC1 PORTC0 75 \$14 (\$34) DDRC DDC7 DDC6 DDC5 DDC4 DDC3 DDC2 DDC1 DDC0 75 \$13 (\$33) PINC PINC7 PINC6 PINC5 PINC6 PINC5 PINC4 PINC3 PINC2 PINC1 DDC0 76 \$12 (\$32) PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0 76 \$11 (\$31) DDRD DDD7 DDD6 DDD5 DDD4 DDD3 DDD2 DDD1 DD00 76 \$11 (\$31) DDRD DDD7 DDD6 DDD5 DDD4 DDD3 DDD2 DDD1 DD00 76 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 76 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 76 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 76 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 76 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 76 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 76 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 76 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 76 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 76 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 76 \$10 (\$30) PIND PIND5 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 76 \$10 (\$30) PIND PIND7 PIND6 PIND7 PIND8 PIND8 PIND2 PIND1 PIND0 PIND0 76 \$10 (\$30) PIND PIND7 PIND8 PIND9	\$1C (\$3C)	EECR	-	-	-	-	EERIE	EEMWE	EEWE	EERE	20
\$19 (\$39) PINA PINAT PINA6 PINA5 PINA6 PINA5 PINA4 PINA3 PINA2 PINA1 PINA0 75 \$18 (\$38) PORTB PORTB7 PORTB6 PORTB6 PORTB8 PORTB8 PORTB2 PORTB1 PORTB0 75 \$17 (\$37) DDBB DDB7 DDB6 DDB5 DDB6 DDB5 DDB4 DDB3 DDB2 DDB1 DDB0 75 \$16 (\$36) PINB PINB7 PINB6 PINB5 PINB6 PINB5 PINB4 PINB3 PINB2 PINB1 PINB1 PINB0 75 \$15 (\$35) PORTC PORTC7 PORTC6 PORTC5 PORTC4 PORTC3 PORTC2 PORTC1 PORTC0 75 \$14 (\$34) DDBC DDC7 DDC6 DDC5 DDC4 DDC3 DDC2 DDC1 DDC0 75 \$13 (\$33) PINC PINC7 PORTD6 PORTD5 PINC5 PINC4 PINC3 PINC2 PINC1 PINC0 76 \$11 (\$31) DDBD DDD7 DDD6 DDD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0 76 \$11 (\$31) DDBD DDD7 DDD6 DDD5 DDD4 DDD3 DDD2 DDD1 DDD0 76 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 76 \$0F (\$2F) SPDR SPIF WCOL SPI2X 133 \$0D (\$2D) SPCR SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 131 \$0C (\$2C) UDR USART I/O Data Register 155 \$08 (\$28) UCSRA RXC TXC UDRE REN TXEN UCS22 RXBB TXBB 156 \$09 (\$29) UBRRL USART Baud Rate Register Low Byte 159 \$08 (\$28) ACSR ACD ACBG ACO ACI ACIE ACIC ACIS1 ACIS0 164 \$00 (\$2C) DDR6 DDR6 DDR6 DDR6 DDR6 DDR6 DDR6 DDR	\$1B (\$3B)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	
\$18 (\$38)	, ,								DDA1		
\$17 (\$37) DDRB DDB7 DDB6 DDB5 DDB4 DDB3 DDB2 DDB1 DDB0 75 \$16 (\$36) PINB PINB7 PINB6 PINB5 PINB4 PINB3 PINB2 PINB1 PINB0 75 \$15 (\$35) PORTC PORTC7 PORTC6 PORTC5 PORTC4 PORTC3 PORTC2 PORTC1 PORTC0 75 \$14 (\$34) DDRC DDC7 DDC6 DDC5 DDC4 DDC3 DDC2 DDC1 DDC0 75 \$13 (\$33) PINC PINC7 PINC6 PINC5 PINC4 PINC3 PINC2 PINC1 PINC0 76 \$12 (\$32) PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0 76 \$11 (\$31) DDRD DDD7 DDD6 DDD5 DDD4 DDD3 DDD2 DDD1 DDD0 76 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 76 \$0F (\$2F) SPDR SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 131 \$0C (\$2C) UDR USART I/O Data Register 155 \$08 (\$2B) UCSRA RXC TXC UDRE FE DOR PE U2X MPCM 155 \$08 (\$28) ACSR ACD ACBG ACO ACI ACIE ACIC ACIS ACIS 164 \$07 (\$27) PORTE PORTE2 PORTE1 PORTE0 76 \$08 (\$28) DDRE PORTE2 PORTE1 PORTE0 76 \$08 (\$28) DDRE PORTE2 PORTE1 PORTE0 76 \$09 (\$27) PORTE PORTE2 PORTE1 PORTE0 76 \$09 (\$29) DDRE PORTE2 PORTE1 PORTEO 76 \$09 (\$29) DDRE DDE2 DDE1 DDE0 76						1		1			
\$16 (\$36) PINB PINB7 PINB6 PINB5 PINB5 PINB4 PINB3 PINB2 PINB1 PINB0 75 \$15 (\$35) PORTC PORTC7 PORTC6 PORTC5 PORTC4 PORTC3 PORTC2 PORTC1 PORTC0 75 \$14 (\$34) DDRC DDC7 DDC6 DDC6 DDC5 DDC4 DDC3 DDC2 DDC1 DDC0 75 \$13 (\$33) PINC PINC7 PINC6 PORTD6 PORTD5 PORTD4 PORTD3 PINC2 PINC1 PINC0 76 \$12 (\$32) PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0 76 \$11 (\$31) DDRD DDD7 DDD6 DDD5 DDD4 DDD3 DDD2 DDD1 DDD0 76 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 76 \$0F (\$2F) SPDR SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 131 \$0C (\$2C) UDR USART I/O Data Register 155 \$0A (\$2A) UCSRB RXCIE TXCIE UDRIE RXEN TXEN UCSZ2 RXBB TXBB 156 \$09 (\$29) UBRRL USART ACD ACBG ACO ACI ACIE ACIS DDE4 DDE5 DDE4 DDE0 76 \$06 (\$26) DDRE PORTE2 PORTE1 PORTE0 76 \$06 (\$26) DDRE PORTE2 PORTE1 PORTE0 76 \$06 (\$26) DDRE PORTE2 PORTE1 PORTE0 76 \$06 (\$26) DDRE PORTE2 PORTE1 PORTEO 76 \$06 (\$26) DDRE PORTE2 PORTE1 PORTEO 76	· ' '										
\$15 (\$35) PORTC PORTC7 PORTC6 PORTC5 PORTC4 PORTC3 PORTC2 PORTC1 PORTC0 75 \$14 (\$34) DDRC DDC7 DDC6 DDC5 DDC4 DDC3 DDC2 DDC1 DDC0 75 \$13 (\$33) PINC PINC7 PINC6 PINC5 PINC4 PINC3 PINC2 PINC1 PINC0 76 \$12 (\$32) PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0 76 \$11 (\$31) DDRD DDD7 DDD6 DDD5 DDD4 DDD3 DDD2 DDD1 DDD0 76 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 76 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 76 \$0F (\$2F) SPDR SPIB SPIF WCOL SPI2X 133 \$0E (\$2E) SPSR SPIF WCOL SPI2X 133 \$0D (\$2D) SPCR SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 131 \$0C (\$2C) UDR USART I/O Data Register 155 \$0B (\$2B) UCSRA RXC TXC UDRE FE DOR PE U2X MPCM 155 \$08 (\$2B) UCSRA RXCIE TXCIE UDRIE RXEN TXEN UCSZ2 RXB8 TXB8 156 \$09 (\$29) UBRRL USART Baud Rate Register 159 \$08 (\$2B) ACSR ACD ACBG ACO ACI ACIE ACIC ACIS1 ACIS0 164 \$07 (\$27) PORTE PORTE2 PORTE1 PORTE0 76 \$06 (\$26) DDRE DDE2 DDE1 DDE0 76						1					
\$14 (\$34) DDRC DDC7 DDC6 DDC5 DDC4 DDC3 DDC2 DDC1 DDC0 75 \$13 (\$33) PINC PINC7 PINC6 PINC5 PINC4 PINC3 PINC2 PINC1 PINC0 76 \$12 (\$32) PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0 76 \$11 (\$31) DDRD DDD7 DDD6 DDD5 DDD4 DDD3 DDD2 DDD1 DDD0 76 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 76 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 76 \$10 (\$25) SPDR SPDR SPIF WCOL SPID ATA Register 133 \$05 (\$25) SPSR SPIF WCOL SPID ATA REGISTER 133 \$00 (\$20) SPCR SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 131 \$00 (\$20) UCSRA RXC TXC UDRE FE DOR PE UZX MPCM 155 \$08 (\$28) UCSRA RXCE TXCIE UDRIE RXEN TXEN UCSZ2 RXB8 TXB8 156 \$09 (\$29) UBRRL USART HAD ACSR ACD ACS ACI ACIE ACIC ACIS1 ACIS0 164 \$07 (\$27) PORTE PORTE2 PORTE1 PORTE0 76 \$06 (\$26) DDRE DDE2 DDE1 DDE0 76 \$05 (\$25) PINE PINE0 75		1				1		1			
\$13 (\$33) PINC PINC7 PINC6 PINC5 PINC4 PINC3 PINC2 PINC1 PINC0 76 \$12 (\$32) PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0 76 \$11 (\$31) DDRD DDD7 DDD6 DDD5 DDD4 DDD3 DDD2 DDD1 DDD0 76 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 76 \$0F (\$2F) SPDR SPIF WCOL SPI2X 133 \$0E (\$2E) SPSR SPIF WCOL SPI2X 133 \$0D (\$2D) SPCR SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 131 \$0C (\$2C) UDR USART I/O Data Register 155 \$08 (\$2B) UCSRA RXC TXC UDRE FED DORD POR PE U2X MPCM 155 \$08 (\$2B) UGSRA RXCIE TXCIE UDRIE RXEN TXEN UCS22 RXB8 TXB8 156 \$09 (\$29) UBRRL USART Baud Rate Register Low Byte 159 \$08 (\$28) ACSR ACD ACBG ACO ACI ACIE ACIC ACIS1 ACIS0 164 \$07 (\$27) PORTE PORTE2 PORTE1 PORTE0 76 \$05 (\$25) PINE											
\$12 (\$32) PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0 76 \$11 (\$31) DDRD DDD7 DDD6 DDD5 DDD4 DDD3 DDD2 DDD1 DDD0 76 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 76 \$0F (\$2F) SPDR SPIF WCOL SPIEX 133 \$0E (\$2E) SPSR SPIF WCOL SPIEX 133 \$0D (\$2D) SPCR SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 131 \$0C (\$2C) UDR USART I/O Data Register 155 \$08 (\$2B) UCSRA RXC TXC UDRE FE DOR PE U2X MPCM 155 \$08 (\$2B) UCSRA RXCIE TXCIE UDRIE RXEN TXEN UCS22 RXB8 TXB8 156 \$09 (\$29) UBRIL USART Baud Rate Register Low Byte 159 \$08 (\$2B) ACSR ACD ACBG ACO ACI ACIE ACIC ACIS1 ACIS0 164 \$07 (\$27) PORTE PORTE2 PORTE1 PORTE0 76 \$06 (\$26) DDRE DDE2 DDE1 DDE0 76		1		1		1		1		1	
\$11 (\$31)						1					
\$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 76 \$0F (\$2F) SPDR SPDR SPIF WCOL SPI2X 133 \$0E (\$2E) SPSR SPIF WCOL SPI2X 133 \$0D (\$2D) SPCR SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 131 \$0C (\$2C) UDR USART I/O Data Register 155 \$0B (\$2B) UCSRA RXC TXC UDRE FE DOR PE U2X MPCM 155 \$0A (\$2A) UCSRB RXCIE TXCIE UDRIE RXEN TXEN UCSZ2 RXB8 TXB8 156 \$09 (\$29) UBRRL USART Baud Rate Register Low Byte 159 \$08 (\$28) ACSR ACD ACBG ACO ACI ACIE ACIC ACIS1 ACIS0 164 \$07 (\$27) PORTE PORTE2 PORTE1 PORTE0 76 \$05 (\$25) PINE PINE2 PINE1 PINE0 76	. (. ,										
SPF SPDR						1					
\$0E (\$2E)			T IIND/	I INDU	LINDS			I IINDZ	THADI	LINDO	
\$0D (\$2D)	` '		SPIF	WCOL	-			-	-	SPI2X	
SOC (\$2C)	· ' '					1		-			
\$0B (\$2B) UCSRA RXC TXC UDRE FE DOR PE U2X MPCM 155 \$0A (\$2A) UCSRB RXCIE TXCIE UDRIE RXEN TXEN UCSZ2 RXB8 TXB8 156 \$09 (\$29) UBRRL USART Baud Rate Register Low Byte 159 \$08 (\$28) ACSR ACD ACBG ACO ACI ACIE ACIC ACIS1 ACIS0 164 \$07 (\$27) PORTE PORTE2 PORTE1 PORTE0 76 \$06 (\$26) DDRE DDE2 DDE1 DDE0 76 \$05 (\$25) PINE PINE2 PINE1 PINE0 76			J. 12	, 0, 2	23112			J. 11/1	J. 111	0.110	
\$0A (\$2A) UCSRB RXCIE TXCIE UDRIE RXEN TXEN UCSZ2 RXB8 TXB8 156 \$09 (\$29) UBRRL USART Baud Rate Register Low Byte 159 \$08 (\$28) ACSR ACD ACBG ACO ACI ACIE ACIC ACIS1 ACIS0 164 \$07 (\$27) PORTE PORTE2 PORTE1 PORTE0 76 \$06 (\$26) DDRE DDE2 DDE1 DDE0 76 \$05 (\$25) PINE PINE2 PINE1 PINE0 76	· ' '		RXC	TXC	UDRE			PE	U2X	MPCM	
\$09 (\$29) UBRRL USART Baud Rate Register Low Byte 159 \$08 (\$28) ACSR ACD ACBG ACO ACI ACIE ACIC ACIS1 ACIS0 164 \$07 (\$27) PORTE PORTE2 PORTE1 PORTE0 76 \$06 (\$26) DDRE DDE2 DDE1 DDE0 76 \$05 (\$25) PINE PINE2 PINE1 PINE0 76						1					
\$08 (\$28) ACSR ACD ACBG ACO ACI ACIE ACIC ACIS1 ACIS0 164 \$07 (\$27) PORTE PORTE2 PORTE1 PORTE0 76 \$06 (\$26) DDRE DDE2 DDE1 DDE0 76 \$05 (\$25) PINE PINE2 PINE1 PINE0 76	` '		-								
\$07 (\$27) PORTE - - - PORTE2 PORTE1 PORTE0 76 \$06 (\$26) DDRE - - - - DDE2 DDE1 DDE0 76 \$05 (\$25) PINE - - - - PINE2 PINE1 PINE0 76	· ' '		ACD	ACBG		1		í	ACIS1	ACIS0	
\$06 (\$26) DDRE DDE2 DDE1 DDE0 76 \$05 (\$25) PINE PINE2 PINE1 PINE0 76	` '		-	-							
\$05 (\$25) PINE PINE2 PINE1 PINE0 76			-	-	-	-	-				
	· · ·		-	-	-	-	-				
		OSCCAL				Oscillator Cal	ibration Register				39

Notes: 1. Refer to the USART description for details on how to access UBRRH and UCSRC.

2. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.

■ ATmega8515(L)

3. Some of the Status Flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O Register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers \$00 to \$1F only.





Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND	LOGIC INSTRUCTIONS	s		•	
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	Rdh:Rdl ← Rdh:Rdl + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	Rd ← Rd - Rr	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	Rd ← Rd - K	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	Rd ← Rd - Rr - C	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	Rd ← Rd - K - C	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	Rd ← Rd • Rr	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \bullet K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	$Rd \leftarrow Rd \vee Rr$	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd \vee K$	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	Rd ← \$FF – Rd	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← \$00 – Rd	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd \vee K$	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (\$FF - K)$	Z,N,V	1
INC	Rd	Increment	Rd ← Rd + 1	Z,N,V	1
DEC	Rd	Decrement	Rd ← Rd – 1	Z,N,V	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V	1
SER	Rd	Set Register	Rd ← \$FF	None	1
MUL	Rd, Rr	Multiply Unsigned	R1:R0 ← Rd x Rr	Z,C	2
MULS	Rd, Rr	Multiply Signed	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	R1:R0 ← Rd x Rr	Z,C	2
FMUL	Rd, Rr	Fractional Multiply Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULS	Rd, Rr	Fractional Multiply Signed	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
BRANCH INSTRU					
RJMP	k	Relative Jump	PC ← PC + k + 1	None	2
IJMP		Indirect Jump to (Z)	PC ← Z	None	2
RCALL	k	Relative Subroutine Call	PC ← PC + k + 1	None	3
ICALL		Indirect Call to (Z)	PC ← Z	None	3
RET		Subroutine Return	PC ← STACK	None	4
RETI		Interrupt Return	PC ← STACK	1	4
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC ← PC + 2 or 3	None	1/2/3
CP	Rd,Rr	Compare	Rd – Rr	Z, N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Rd – K	Z, N,V,C,H	1 1/0/0
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if $(Rr(b)=1)$ PC \leftarrow PC + 2 or 3	None	1/2/3
SBIC	P, b P, b	Skip if Bit in I/O Register Cleared	if $(P(b)=0)$ PC \leftarrow PC + 2 or 3	None	1/2/3
BRBS	s, k	Skip if Bit in I/O Register is Set	if $(P(b)=1)$ PC \leftarrow PC + 2 or 3 if $(SREG(s)=1)$ then PC \leftarrow PC+k + 1	None None	1/2/3
_	-	Branch if Status Flag Set	<u> </u>		1/2
BRBC BREQ	s, k k	Branch if Status Flag Cleared Branch if Equal	if $(SREG(s) = 0)$ then $PC \leftarrow PC + k + 1$ if $(Z = 1)$ then $PC \leftarrow PC + k + 1$	None None	1/2
BRNE	k	Branch if Not Equal	if $(Z = 1)$ then $PC \leftarrow PC + k + 1$ if $(Z = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC ← PC + k + 1	None	1/2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC ← PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC ← PC + k + 1	None	1/2
BRLO	k	Branch if Lower	if (C = 1) then PC ← PC + k + 1	None	1/2
BRMI	k	Branch if Minus	if (N = 1) then PC ← PC + k + 1	None	1/2
BRPL	k	Branch if Plus	if (N = 0) then PC ← PC + k + 1	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
	k	Branch if Less Than Zero, Signed	if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ if $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
		Branch if Half Carry Flag Set	if (H = 1) then PC \leftarrow PC + k + 1	None	1/2
BRLT	l k		11 (11 - 1) WOULD - FOTKTI	140116	
BRHS	k		if (H = 0) then PC < PC + k + 1	None	1/2
BRHS BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC \leftarrow PC + k + 1 if (T = 1) then PC \leftarrow PC + k + 1	None	1/2
BRHS BRHC BRTS	k k	Branch if Half Carry Flag Cleared Branch if T Flag Set	if (T = 1) then PC \leftarrow PC + k + 1	None	1/2
BRHS BRHC BRTS BRTC	k k k	Branch if Half Carry Flag Cleared Branch if T Flag Set Branch if T Flag Cleared	if (T = 1) then PC \leftarrow PC + k + 1 if (T = 0) then PC \leftarrow PC + k + 1	None None	1/2 1/2
BRHS BRHC BRTS BRTC BRVS	k k k	Branch if Half Carry Flag Cleared Branch if T Flag Set Branch if T Flag Cleared Branch if Overflow Flag is Set	if $(T = 1)$ then $PC \leftarrow PC + k + 1$ if $(T = 0)$ then $PC \leftarrow PC + k + 1$ if $(V = 1)$ then $PC \leftarrow PC + k + 1$	None None None	1/2 1/2 1/2
BRHS BRHC BRTS BRTC	k k k	Branch if Half Carry Flag Cleared Branch if T Flag Set Branch if T Flag Cleared	if (T = 1) then PC \leftarrow PC + k + 1 if (T = 0) then PC \leftarrow PC + k + 1	None None	1/2 1/2

Mnemonics	Operands	Description	Operation	Flags	#Clocks
DATA TRANSFER I	NSTRUCTIONS		<u> </u>	•	- 1
MOV	Rd, Rr	Move Between Registers	Rd ← Rr	None	1
MOVW	Rd, Rr	Copy Register Word	$Rd+1:Rd \leftarrow Rr+1:Rr$	None	1
LDI	Rd, K	Load Immediate	Rd ← K	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1$, $Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1$, $Rd \leftarrow (Y)$	None	2
LDD	Rd,Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, $Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	Rd ← (k)	None	2
ST	X, Rr	Store Indirect	(X) ← Rr	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow \operatorname{Rr}, X \leftarrow X + 1$	None	2
ST	- X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1, (X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	(Y) ← Rr	None	2
ST	Y+, Rr	Store Indirect and Pro Dec	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2 2
	- Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1, (Y) \leftarrow Rr$	None	-
STD	Y+q,Rr	Store Indirect with Displacement	(Y + q) ← Rr	None	2 2
ST ST	Z, Rr Z+, Rr	Store Indirect Store Indirect and Post-Inc.	$(Z) \leftarrow Rr$ $(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None None	2
ST	-Z, Rr	Store Indirect and Prost-Inc. Store Indirect and Pre-Dec.			2
STD	Z+q,Rr	Store Indirect and Fre-Bec. Store Indirect with Displacement	$Z \leftarrow Z - 1, (Z) \leftarrow Rr$ $(Z + q) \leftarrow Rr$	None None	2
STS	k, Rr	Store Direct to SRAM	(k) ← Rr	None	2
LPM	K, I II	Load Program memory	R0 ← (Z)	None	3
LPM	Rd, Z	Load Program memory	$Rd \leftarrow (Z)$	None	3
LPM	Rd, Z+	Load Program memory and Post-Inc	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	3
SPM	110, 21	Store Program memory	$(Z) \leftarrow R1:R0$	None	-
IN	Rd, P	In Port	Rd ← P	None	1
OUT	P, Rr	Out Port	P ← Rr	None	1
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2
BIT AND BIT-TEST	•				•
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register	$I/O(P,b) \leftarrow 0$	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	$Rd(0)\leftarrow C,Rd(n+1)\leftarrow Rd(n),C\leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7)\leftarrow C,Rd(n)\leftarrow Rd(n+1),C\leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n=06$	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	Rd(30)←Rd(74),Rd(74)←Rd(30)	None	1
BSET	s	Flag Set	SREG(s) ← 1	SREG(s)	1
BCLR	s	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	Т	1
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC		Set Carry	C ← 1	С	1
CLC		Clear Carry	C ← 0	С	1
SEN		Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ		Set Zero Flag	Z←1	Z	1
CLZ		Clear Zero Flag	Z ← 0	Z	1
SEI		Global Interrupt Enable	1←1	1	1
CLI		Global Interrupt Disable	1←0	1	1
SES		Set Signed Test Flag	S ← 1	S	1
CLS		Clear Signed Test Flag	S ← 0	S	1
SEV		Set Twos Complement Overflow.	V ← 1	V	1
CLV		Clear Twos Complement Overflow	V ← 0	V	1
SET		Set T in SREG	T ← 1	Т	1
OL T		Clear T in SREG	T ← 0	Т	1
CLT					
SEH CLH		Set Half Carry Flag in SREG Clear Half Carry Flag in SREG	H ← 1 H ← 0	H	1





Mnemonics	Operands	Description	Operation	Flags	#Clocks
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1

Ordering Information

Speed (MHz)	Power Supply	Ordering Code	Package ⁽¹⁾	Operation Range
		ATmega8515L-8AC	44A	
		ATmega8515L-8PC	40P6	Commercial
		ATmega8515L-8JC	44J	(0°C to 70°C)
		ATmega8515L-8MC ⁽²⁾	44M1	
		ATmega8515L-8AI	44A	
Q.	2.7 - 5.5V	ATmega8515L-8PI	40P6	
8	Z.7 - 3.5 V	ATmega8515L-8JI	44J	
		ATmega8515L-8MI	44M1	Industrial
		ATmega8515L-8AU ⁽²⁾	44A	(-40°C to 85°C)
		ATmega8515L-8PU ⁽²⁾	40P6	
		ATmega8515L-8JU ⁽²⁾	44J	
		ATmega8515L-8MU ⁽²⁾	44M1	
		ATmega8515-16AC	44A	
		ATmega8515-16PC	40P6	Commercial
		ATmega8515-16JC	44J	(0°C to 70°C)
		ATmega8515-16MC	44M1	
		ATmega8515-16AI	44A	
16	4.5 - 5.5V	ATmega8515-16PI	40P6	
16	4.5 - 5.5 v	ATmega8515-16JI	44J	
		ATmega8515-16MI	44M1	Industrial
		ATmega8515-16AU ⁽²⁾	44A	(-40°C to 85°C)
		ATmega8515-16PU ⁽²⁾	40P6	
		ATmega8515-16JU ⁽²⁾	44J	
		ATmega8515-16MU ⁽²⁾	44MI	

Note:

- 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities..
- 2. Pb-free packaging alternative, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.


Package Type					
44A	44-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)				
40P6	40-lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)				
44J	44-lead, Plastic J-Leaded Chip Carrier (PLCC)				
44M1	44-pad, 7 x 7 x 1.0 mm body, lead pitch 0.50 mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)				





Packaging Information

44A



COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	_	_	1.20	
A1	0.05	_	0.15	
A2	0.95	1.00	1.05	
D	11.75	12.00	12.25	
D1	9.90	10.00	10.10	Note 2
Е	11.75	12.00	12.25	
E1	9.90	10.00	10.10	Note 2
В	0.30	_	0.45	
С	0.09	_	0.20	
L	0.45	_	0.75	
е		0.80 TYP		


10/5/2001


Notes:


- 1. This package conforms to JEDEC reference MS-026, Variation ACB.
- Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- 3. Lead coplanarity is 0.10 mm maximum.

	TITLE	DRAWING NO.	REV.
2325 Orchard Parkway San Jose, CA 95131	44A , 44-lead, 10 x 10 mm Body Size, 1.0 mm Body Thickness, 0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)	44A	В

40P6







Notes

- 1. This package conforms to JEDEC reference MS-011, Variation AC.
- Dimensions D and E1 do not include mold Flash or Protrusion. Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").

COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
А	_	_	4.826	
A1	0.381	_	_	
D	52.070	_	52.578	Note 2
Е	15.240	_	15.875	
E1	13.462	_	13.970	Note 2
В	0.356	_	0.559	
B1	1.041	_	1.651	
L	3.048	_	3.556	
С	0.203	_	0.381	
eB	15.494	_	17.526	
е		2.540 TYP		

09/28/01




2325 Orchard Parkway San Jose, CA 95131 TITLE
40P6, 40-lead (0.600"/15.24 mm Wide) Plastic Dual Inline Package (PDIP)


DRAWING NO. REV. 40P6 B







44M1





Errata

ATmega8515(L) Rev. C and D

The revision letter in this section refers to the revision of the ATmega8515 device.

1. First Analog Comparator conversion may be delayed

If the device is powered by a slow rising VCC, the first Analog Comparator conversion will take longer than expected on some devices.

Problem Fix/Workaround

When the device has been powered or reset, disable then enable the Analog Comparator before the first conversion.

Datasheet Revision History

Please note that the referring page numbers in this section are referring to this document. The referring revision in this section are referring to the document revision.

- Rev. 2512J-10/06
- 1. Updated TOP/BOTTOM description for all Timer/Counters Fast PWM mode.
- 2. Updated "Errata" on page 18.
- Rev. 2512I-08/06
- 1. Updated "Ordering Information" on page 13.
- Rev. 2512H-04/06
- 1. Added "Resources" on page 6.
- 2. Updated cross reference in "Phase Correct PWM Mode" on page 113.
- 3. Updated "Timer/Counter Interrupt Mask Register TIMSK(1)" on page 124.
- 4. Updated "Serial Peripheral Interface SPI" on page 126.
- 5. Removed obsolete section of "Calibration Byte" on page 181.
- 6. Updated Table 10 on page 38, Table 52 on page 120, Table 94 on page 196 and Table 96 on page 199.
- Rev. 2512G-03/05
- 1. MLF-package alternative changed to "Quad Flat No-Lead/Micro Lead Frame Package QFN/MLF".
- 2. Updated "Electrical Characteristics" on page 197
- 3. Updated "Ordering Information" on page 13.
- Rev. 2512E-09/03
- 1. Updated "Calibrated Internal RC Oscillator" on page 39.
- Rev. 2512E-09/03
- 1. Removed "Preliminary" from the datasheet.
- 2. Updated Table 18 on page 46 and "Absolute Maximum Ratings" and "DC Characteristics" in "Electrical Characteristics" on page 197.
- 3. Updated chapter "ATmega8515 Typical Characteristics" on page 207.
- Rev. 2512D-02/03
- 1. Added "EEPROM Write During Power-down Sleep Mode" on page 23.
- 2. Improved the description in "Phase Correct PWM Mode" on page 88.
- 3. Corrected OCn waveforms in Figure 53 on page 111.
- 4. Added note under "Filling the Temporary Buffer (page loading)" on page 173 about writing to the EEPROM during an SPM page load.
- 5. Updated Table 93 on page 195.
- 6. Updated "Packaging Information" on page 14.





Rev. 2512C-10/02

- 1. Added "Using all Locations of External Memory Smaller than 64 KB" on page 31.
- 2. Removed all TBD.
- 3. Added description about calibration values for 2, 4, and 8 MHz.
- 4. Added variation in frequency of "External Clock" on page 40.
- 5. Added note about V_{BOT}, Table 18 on page 46.
- 6. Updated about "Unconnected pins" on page 64.
- 7. Updated "16-bit Timer/Counter1" on page 97, Table 51 on page 119 and Table 52 on page 120.
- 8. Updated "Enter Programming Mode" on page 184, "Chip Erase" on page 184, Figure 77 on page 187, and Figure 78 on page 188.
- 9. Updated "Electrical Characteristics" on page 197, "External Clock Drive" on page 199, Table 96 on page 199 and Table 97 on page 200, "SPI Timing Characteristics" on page 200 and Table 98 on page 202.
- 10. Added "Errata" on page 18.

Rev. 2512B-09/02

1. Changed the Endurance on the Flash to 10,000 Write/Erase Cycles.

Rev. 2512A-04/02

1. Initial.



Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311

Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland

Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong

Tel: (852) 2721-9778 Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602

44306 Nantes Cedex 3, France

Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00

Fax: (33) 4-42-53-60-01

1150 East Chevenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland

Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0

Fax: (49) 71-31-67-2340

1150 East Chevenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine

BP 123

38521 Saint-Egreve Cedex, France

Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2006 Atmel Corporation, All rights reserved, ATMEL®, logo and combinations thereof, AVR®, Everywhere You Are® and AVR Studio® are registered trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.