

Welcome to **E-XFL.COM** 

#### **Understanding Embedded - Microprocessors**

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### **Applications of Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details	
Product Status	Last Time Buy
Core Processor	PowerPC e300c3
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	200MHz
Co-Processors/DSP	Communications; QUICC Engine
RAM Controllers	DDR2
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100Mbps (3)
SATA	-
USB	USB 2.0 (1)
Voltage - I/O	1.8V, 3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	-
Package / Case	369-LFBGA
Supplier Device Package	369-PBGA (19x19)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8306svmacdca

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### **Electrical Characteristics**

- The power management controller detects that the system is not idle and there are outstanding transactions on the internal bus or an external interrupt.
- Parallel I/O
  - General-purpose I/O (GPIO)
    - 56 parallel I/O pins multiplexed on various chip interfaces
    - Interrupt capability
- System timers
  - Periodic interrupt timer
  - Software watchdog timer
  - Eight general-purpose timers
- Real time clock (RTC) module
  - Maintains a one-second count, unique over a period of thousands of years
  - Two possible clock sources:
    - External RTC clock (RTC\_PIT\_CLK)
    - CSB bus clock
- IEEE Std. 1149.1<sup>TM</sup> compliant JTAG boundary scan

# 2 Electrical Characteristics

This section provides the AC and DC electrical specifications and thermal characteristics for the MPC8306S. The MPC8306S is currently targeted to these specifications. Some of these specifications are independent of the I/O cell, but are included for a more complete reference. These are not purely I/O buffer design specifications.

### 2.1 Overall DC Electrical Characteristics

This section covers the ratings, conditions, and other characteristics.

# 2.1.1 Absolute Maximum Ratings

The following table provides the absolute maximum ratings.

Table 1. Absolute Maximum Ratings<sup>1</sup>

Characteristic	Symbol	Max Value	Unit	Notes
Core supply voltage	$V_{DD}$	-0.3 to 1.26	V	_
PLL supply voltage	AV <sub>DD1</sub> AV <sub>DD2</sub> AV <sub>DD3</sub>	-0.3 to 1.26	V	_
DDR2 DRAM I/O voltage	GV <sub>DD</sub>	-0.3 to 1.98	V	_
Local bus, DUART, system control and power management, I <sup>2</sup> C, SPI, MII, RMII, MII management, USB and JTAG I/O voltage	OV <sub>DD</sub>	-0.3 to 3.6	V	2

MPC8306S PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 1

Table 1. Absolute Maximum Ratings<sup>1</sup> (continued)

Characteristic		Symbol	Max Value	Unit	Notes
Input voltage	DDR2 DRAM signals	$MV_{IN}$	-0.3 to (GV <sub>DD</sub> + 0.3)	V	3
	DDR2 DRAM reference	$MV_REF$	-0.3 to (GV <sub>DD</sub> + 0.3)	V	3
Local bus, DUART, SYS_CLK_IN, system control and power management, I <sup>2</sup> C, SPI, and JTAG signals		OV <sub>IN</sub>	-0.3 to (OV <sub>DD</sub> + 0.3)	V	4
Storage temperature range	ge	T <sub>STG</sub>	-55 to 150	°C	_

#### Notes:

- 1. Functional and tested operating conditions are given in Table 2. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.
- 2. OVDD here refers to NVDDA, NVDDB, NVDDC, NVDDF, NVDDG, and NVDDH from the ball map.
- 3. Caution:  $MV_{IN}$  must not exceed  $GV_{DD}$  by more than 0.3 V. This limit may be exceeded for a maximum of 100 ms during power-on reset and power-down sequences.
- 4. Caution:  $OV_{IN}$  must not exceed  $OV_{DD}$  by more than 0.3 V. This limit may be exceeded for a maximum of 100 ms during power-on reset and power-down sequences.

### 2.1.3 Output Driver Characteristics

The following table provides information on the characteristics of the output driver strengths.

**Table 3. Output Drive Capability** 

Driver Type	Output Impedance (Ω)	Supply Voltage (V)
Local bus interface utilities signals	42	OV <sub>DD</sub> = 3.3
DDR2 signal	18	GV <sub>DD</sub> = 1.8
DUART, system control, I2C, SPI, JTAG	42	OV <sub>DD</sub> = 3.3
GPIO signals	42	OV <sub>DD</sub> = 3.3

### 2.1.4 Input Capacitance Specification

The following table describes the input capacitance for the SYS\_CLK\_IN pin in the MPC8306S.

**Table 4. Input Capacitance Specification** 

Parameter/Condition	Symbol	Min	Max	Unit	Note
Input capacitance for all pins except SYS_CLK_IN and QE_CLK_IN	C <sub>I</sub>	6	8	pF	_
Input capacitance for SYS_CLK_IN and QE_CLK_IN	C <sub>ICLK_IN</sub>	10	_	pF	1

#### Note:

# 2.2 Power Sequencing

The device does not require the core supply voltage ( $V_{DD}$ ) and I/O supply voltages ( $GV_{DD}$  and  $OV_{DD}$ ) to be applied in any particular order. Note that during power ramp-up, before the power supplies are stable and if the I/O voltages are supplied before the core voltage, there might be a period of time that all input and output pins are actively driven and cause contention and excessive current. In order to avoid actively driving the I/O pins and to eliminate excessive current draw, apply the core voltage ( $V_{DD}$ ) before the I/O voltage ( $V_{DD}$ ) and assert  $\overline{V_{DD}}$  and  $V_{DD}$  and assert  $\overline{V_{DD}}$  and  $V_{DD}$  and  $V_{DD}$  and assert  $\overline{V_{DD}}$  before the power supplies fully ramp up. In the case where the core voltage is applied first, the core voltage supply must rise to 90% of its nominal value before the I/O supplies reach 0.7 V; see Figure 3. Once both the power supplies (I/O voltage and core voltage) are stable, wait for a minimum of 32 clock cycles before negating  $\overline{V_{DD}}$ 

### NOTE

There is no specific power down sequence requirement for the device. I/O voltage supplies ( $GV_{DD}$  and  $OV_{DD}$ ) do not have any ordering requirements with respect to one another.

MPC8306S PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 1

<sup>1.</sup> The external clock generator should be able to drive 10 pF.

#### Table 15. DDR2 SDRAM Input AC Timing Specifications (continued)

At recommended operating conditions with  $GV_{DD}$  of 1.8V  $\pm$  100mV.

Parameter	Symbol	Min	Max	Unit	Note
266 MHz		<del>-</del> 750	750		

#### Notes:

- 1. t<sub>CISKEW</sub> represents the total amount of skew consumed by the controller between MDQS[n] and any corresponding bit that is captured with MDQS[n]. This should be subtracted from the total timing budget.
- 2. The amount of skew that can be tolerated from MDQS to a corresponding MDQ signal is called t<sub>DISKEW</sub>. This can be determined by the equation: t<sub>DISKEW</sub> = ±(T/4 abs(t<sub>CISKEW</sub>)) where T is the clock period and abs(t<sub>CISKEW</sub>) is the absolute value of t<sub>CISKEW</sub>.

The following figure shows the input timing diagram for the DDR controller.




Figure 4. DDR Input Timing Diagram

# 6.2.2 DDR2 SDRAM Output AC Timing Specifications

The following table provides the output AC timing specifications for the DDR2 SDRAM interfaces.

### **Table 16. DDR2 SDRAM Output AC Timing Specifications**

At recommended operating conditions with  $GV_{DD}$  of 1.8V  $\pm$  100mV.

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Note
MCK cycle time, (MCK/MCK crossing)	t <sub>MCK</sub>	5.988	8	ns	2
ADDR/CMD output setup with respect to MCK	t <sub>DDKHAS</sub>			ns	3
266 MHz		2.5	_		
ADDR/CMD output hold with respect to MCK	t <sub>DDKHAX</sub>			ns	3
266 MHz		2.5	_		
MCS output setup with respect to MCK	t <sub>DDKHCS</sub>			ns	3
266 MHz		2.5	_		

MPC8306S PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 1

#### **DDR2 SDRAM**

#### Table 16. DDR2 SDRAM Output AC Timing Specifications (continued)

At recommended operating conditions with  $GV_{DD}$  of 1.8V  $\pm$  100mV.

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Note
MCS output hold with respect to MCK	t <sub>DDKHCX</sub>			ns	3
266 MHz		2.5	_		
MCK to MDQS Skew	t <sub>DDKHMH</sub>	-0.6	0.6	ns	4
MDQ/MDM output setup with respect to MDQS	t <sub>DDKHDS,</sub> t <sub>DDKLDS</sub>			ns	5
266 MHz		0.9	_		
MDQ/MDM output hold with respect to MDQS	t <sub>DDKHDX</sub> , t <sub>DDKLDX</sub>			ps	5
266 MHz		1100	_		
MDQS preamble start	t <sub>DDKHMP</sub>	0.75 x t <sub>MCK</sub>	_	ns	6
MDQS epilogue end	t <sub>DDKHME</sub>	0.4 x t <sub>MCK</sub>	0.6 x t <sub>MCK</sub>	ns	6

#### Notes:

- 1. The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub> for inputs and t<sub>(first two letters of functional block)</sub> (reference)(state) for outputs. Output hold time can be read as DDR timing (DD) from the rising or falling edge of the reference clock (KH or KL) until the output went invalid (AX or DX). For example, t<sub>DDKHAS</sub> symbolizes DDR timing (DD) for the time t<sub>MCK</sub> memory clock reference (K) goes from the high (H) state until outputs (A) are setup (S) or output valid time. Also, t<sub>DDKLDX</sub> symbolizes DDR timing (DD) for the time t<sub>MCK</sub> memory clock reference (K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.
- 2. All MCK/ $\overline{\text{MCK}}$  referenced measurements are made from the crossing of the two signals  $\pm 0.1 \text{ V}$ .
- ADDR/CMD includes all DDR SDRAM output signals except MCK/MCK, MCS, and MDQ/MDM/MDQS. For the ADDR/CMD setup and hold specifications, it is assumed that the Clock Control register is set to adjust the memory clocks by 1/2 applied cycle.
- 4. Note that t<sub>DDKHMH</sub> follows the symbol conventions described in note 1. For example, t<sub>DDKHMH</sub> describes the DDR timing (DD) from the rising edge of the MCK(n) clock (KH) until the MDQS signal is valid (MH). t<sub>DDKHMH</sub> can be modified through control of the DQSS override bits in the TIMING\_CFG\_2 register. This is typically set to the same delay as the clock adjusts in the CLK\_CNTL register. The timing parameters listed in the table assume that these 2 parameters have been set to the same adjustment value. See the MPC8306S PowerQUICC II Pro Integrated Communications Processor Family Reference Manual for a description and understanding of the timing modifications enabled by use of these bits.
- 5. Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), or data mask (MDM). The data strobe should be centered inside of the data eye at the pins of the microprocessor.
- 6. t<sub>DDKHMP</sub> follows the symbol conventions described in note 1.

The following figure provides the AC test load for the local bus.





Figure 7. Local Bus AC Test Load

The following figures show the local bus signals. These figures has been given indicate timing parameters only and do not reflect actual functional operation of interface.






Figure 10. Local Bus Signals, GPCM/UPM Signals for LCRR[CLKDIV] = 4

# 8 Ethernet and MII Management

This section provides the AC and DC electrical characteristics for Ethernet interfaces.

# 8.1 Ethernet Controller (10/100 Mbps)—MII/RMII Electrical Characteristics

The electrical characteristics specified here apply to all MII (media independent interface) and RMII (reduced media independent interface), except MDIO (management data input/output) and MDC (management data clock). The MII and RMII are defined for 3.3 V. The electrical characteristics for MDIO and MDC are specified in Section 8.3, "Ethernet Management Interface Electrical Characteristics."

### 8.1.1 DC Electrical Characteristics

All MII and RMII drivers and receivers comply with the DC parametric attributes specified in The following table.

MPC8306S PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 1

The following figure shows the RMII receive AC timing diagram.




Figure 16. RMII Receive AC Timing Diagram

# 8.3 Ethernet Management Interface Electrical Characteristics

The electrical characteristics specified here apply to MII management interface signals MDIO (management data input/output) and MDC (management data clock). The electrical characteristics for MII, and RMII are specified in Section 8.1, "Ethernet Controller (10/100 Mbps)—MII/RMII Electrical Characteristics."

### 8.3.1 MII Management DC Electrical Characteristics

MDC and MDIO are defined to operate at a supply voltage of 3.3 V. The DC electrical characteristics for MDIO and MDC are provided in the following table.

Table 24. MII Management DC Electrical Characteristics When Powered at 3.3 V

Parameter	Symbol	Conditions		Min	Max	Unit
Supply voltage (3.3 V)	OV <sub>DD</sub>	_		3	3.6	V
Output high voltage	V <sub>OH</sub>	$I_{OH} = -1.0 \text{ mA}$	OV <sub>DD</sub> = Min	2.40	OV <sub>DD</sub> + 0.3	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 1.0 mA	OV <sub>DD</sub> = Min	GND	0.50	V
Input high voltage	V <sub>IH</sub>	_	_		_	V
Input low voltage	V <sub>IL</sub>	_		_	0.80	V
Input current	I <sub>IN</sub>	0 V ≤ V <sub>IN</sub>	$0 \text{ V} \leq V_{IN} \leq OV_{DD}$		±5	μА

# 8.3.2 MII Management AC Electrical Specifications

The following table provides the MII management AC timing specifications.

**Table 25. MII Management AC Timing Specifications** 

At recommended operating conditions with  $\rm OV_{DD}$  is 3.3 V  $\pm$  300mV.

Parameter/Condition	Symbol <sup>1</sup>	Min	Typical	Max	Unit	Note
MDC frequency	f <sub>MDC</sub>	_	2.5	_	MHz	_
MDC period	t <sub>MDC</sub>	_	400	_	ns	_
MDC clock pulse width high	t <sub>MDCH</sub>	32	_	_	ns	_

MPC8306S PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 1

### Table 25. MII Management AC Timing Specifications (continued)

At recommended operating conditions with  $OV_{DD}$  is 3.3 V  $\pm$  300mV.

Parameter/Condition	Symbol <sup>1</sup>	Min	Typical	Max	Unit	Note
MDC to MDIO delay	t <sub>MDKHDX</sub>	10	_	70	ns	
MDIO to MDC setup time	t <sub>MDDVKH</sub>	8.5	_	_	ns	_
MDIO to MDC hold time	t <sub>MDDXKH</sub>	0	_	_	ns	_
MDC rise time	t <sub>MDCR</sub>	_	_	10	ns	_
MDC fall time	t <sub>MDHF</sub>	_	_	10	ns	_

#### Note:

The following figure shows the MII management AC timing diagram.




Figure 17. MII Management Interface Timing Diagram

<sup>1.</sup> The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(reference)(state)</sub> for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>MDKHDX</sub> symbolizes management data timing (MD) for the time t<sub>MDC</sub> from clock reference (K) high (H) until data outputs (D) are invalid (X) or data hold time. Also, t<sub>MDDVKH</sub> symbolizes management data timing (MD) with respect to the time data input signals (D) reach the valid state (V) relative to the t<sub>MDC</sub> clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

### 9 TDM/SI

This section describes the DC and AC electrical specifications for the time-division-multiplexed and serial interface of the MPC8306S.

### 9.1 TDM/SI DC Electrical Characteristics

The following table provides the DC electrical characteristics for the MPC8306S TDM/SI.

Condition Characteristic Symbol Min Max Unit  $I_{OH} = -2.0 \text{ mA}$ Output high voltage  $V_{OH}$ 2.4 V  $I_{OL} = 3.2 \text{ mA}$ Output low voltage  $V_{OL}$ 0.5 V ٧ Input high voltage  $V_{IH}$ 2.0  $OV_{DD} + 0.3$ Input low voltage  $V_{IL}$ -0.3 8.0 V Input current  $I_{IN}$  $0 \text{ V} \leq V_{IN} \leq OV_{DD}$ ±5 μΑ

Table 26. TDM/SI DC Electrical Characteristics

# 9.2 TDM/SI AC Timing Specifications

The following table provides the TDM/SI input and output AC timing specifications.

Characteristic	Symbol <sup>2</sup>	Min	Max	Unit
TDM/SI outputs—External clock delay	t <sub>SEKHOV</sub>	2	14	ns
TDM/SI outputs—External clock High Impedance	t <sub>SEKHOX</sub>	2	10	ns
TDM/SI inputs—External clock input setup time	t <sub>SEIVKH</sub>	5	_	ns
TDM/SI inputs—External clock input hold time	t <sub>SEIXKH</sub>	2	_	ns

Table 27. TDM/SI AC Timing Specifications<sup>1</sup>

#### Notes:

- 1. Output specifications are measured from the 50% level of the rising edge of QE\_CLK\_IN to the 50% level of the signal. Timings are measured at the pin.
- 2. The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state)</sub> for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>SEKHOX</sub> symbolizes the TDM/SI outputs external timing (SE) for the time t<sub>TDM/SI</sub> memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).

The following figure provides the AC test load for the TDM/SI.




Figure 18. TDM/SI AC Test Load

MPC8306S PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 1

**Table 31. USB General Timing Parameters (continued)** 

Parameter	Parameter Symbol <sup>1</sup>		Max	Unit	Note
USB clock to output valid—USBDR_STP	t <sub>USKHOV</sub>	_	7.5	ns	_
Output hold from USB clock—all outputs	t <sub>uskhox</sub>	2	_	ns	_

#### Note:

1. The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state)</sub> for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>USIXKH</sub> symbolizes USB timing (USB) for the input (I) to go invalid (X) with respect to the time the USB clock reference (K) goes high (H). Also, t<sub>USKHOX</sub> symbolizes us timing (USB) for the USB clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.

The following figures provide the AC test load and signals for the USB, respectively.





Figure 23. USB AC Test Load



### 12 DUART

This section describes the DC and AC electrical specifications for the DUART interface of the MPC8306S.

### 12.1 DUART DC Electrical Characteristics

The following table provides the DC electrical characteristics for the DUART interface of the MPC8306S.

Table 32. DUART DC Electrical Characteristics

Parameter	Symbol	Min	Max	Unit
High-level input voltage	V <sub>IH</sub>	2	OV <sub>DD</sub> + 0.3	V
Low-level input voltage OV <sub>DD</sub>	V <sub>IL</sub>	-0.3	0.8	V
High-level output voltage, $I_{OH}$ = –100 μA	V <sub>OH</sub>	OV <sub>DD</sub> – 0.2	_	V
Low-level output voltage, $I_{OL}$ = 100 $\mu$ A	V <sub>OL</sub>	_	0.2	V
Input current $(0 \text{ V} \le \text{V}_{IN} \le \text{OV}_{DD})^1$	I <sub>IN</sub>	_	±5	μΑ

#### Note:

# 12.2 DUART AC Electrical Specifications

The following table provides the AC timing parameters for the DUART interface of the MPC8306S.

**Table 33. DUART AC Timing Specifications** 

Parameter	Value	Unit	Note
Minimum baud rate	256	baud	_
Maximum baud rate	>1,000,000	baud	1
Oversample rate	16	_	2

#### Notes:

- 1. Actual attainable baud rate is limited by the latency of interrupt processing.
- 2. The middle of a start bit is detected as the 8<sup>th</sup> sampled 0 after the 1-to-0 transition of the start bit. Subsequent bit values are sampled each 16<sup>th</sup> sample.

MPC8306S PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 1

<sup>1.</sup> Note that the symbol  $V_{IN}$ , in this case, represents the  $OV_{IN}$  symbol referenced in Table 1 and Table 2.

**Timers** 

### 14 Timers

This section describes the DC and AC electrical specifications for the timers of the MPC8306S.

### 14.1 Timer DC Electrical Characteristics

The following table provides the DC electrical characteristics for the MPC8306S timer pins, including TIN, TOUT, TGATE, and RTC\_PIT\_CLK.

Condition Characteristic Symbol Min Max Unit  $I_{OH} = -6.0 \text{ mA}$ Output high voltage  $V_{OH}$ 2.4 V Output low voltage  $V_{OL}$  $I_{OL}$  = 6.0 mA 0.5 V  $I_{OL}$  = 3.2 mA ٧ Output low voltage  $V_{OL}$ 0.4 Input high voltage  $V_{IH}$ 2.0  $OV_{DD} + 0.3$ V Input low voltage -0.38.0 ٧  $V_{II}$ Input current  $0 \text{ V} \leq V_{IN} \leq OV_{DD}$  $I_{IN}$ ±5 μΑ

**Table 36. Timer DC Electrical Characteristics** 

# 14.2 Timer AC Timing Specifications

The following table provides the timer input and output AC timing specifications.

Table 37. Timer Input AC Timing Specifications<sup>1</sup>

Characteristic	Symbol <sup>2</sup>	Min	Unit
Timers inputs—minimum pulse width	t <sub>TIWID</sub>	20	ns

#### Notes:

- 1. Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of SYS\_CLK\_IN. Timings are measured at the pin.
- 2. Timer inputs and outputs are asynchronous to any visible clock. Timer outputs should be synchronized before use by any external synchronous logic. Timer inputs are required to be valid for at least t<sub>TIWID</sub> ns to ensure proper operation.

The following figure provides the AC test load for the timers.




Figure 27. Timers AC Test Load

MPC8306S PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 1

**IPIC** 

### 16 IPIC

This section describes the DC and AC electrical specifications for the external interrupt pins of the MPC8306S.

### 16.1 IPIC DC Electrical Characteristics

The following table provides the DC electrical characteristics for the external interrupt pins of the MPC8306S.

Characteristic **Symbol** Condition Min Max Unit ٧ Input high voltage  $V_{IH}$ 2.0  $OV_{DD} + 0.3$  $V_{\mathsf{IL}}$ -0.3V Input low voltage 8.0 Input current  $I_{IN}$ ±5 μΑ Output High Voltage  $V_{OH}$ 2.4 V  $I_{OI} = -8.0 \text{ mA}$ V Output low voltage  $V_{OL}$  $I_{OI} = 6.0 \text{ mA}$ 0.5 Output low voltage 0.4 ٧  $V_{OL}$  $I_{OL} = 3.2 \text{ mA}$ 

Table 40. IPIC DC Electrical Characteristics 1,2

#### Notes:

- 1. This table applies for pins IRQ, MCP\_OUT, and QE ports Interrupts.
- 2.  $\overline{MCP\_OUT}$  is open drain pins, thus  $V_{OH}$  is not relevant for those pins.

# 16.2 IPIC AC Timing Specifications

The following table provides the IPIC input and output AC timing specifications.

Table 41. IPIC Input AC Timing Specifications<sup>1</sup>

Characteristic	Symbol <sup>2</sup>	Min	Unit
IPIC inputs—minimum pulse width	t <sub>PIWID</sub>	20	ns

#### Notes:

- 1. Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of SYS\_CLK\_IN. Timings are measured at the pin.
- 2. IPIC inputs and outputs are asynchronous to any visible clock. IPIC outputs should be synchronized before use by any external synchronous logic. IPIC inputs are required to be valid for at least t<sub>PIWID</sub> ns to ensure proper operation when working in edge triggered mode.

# 17 SPI

This section describes the DC and AC electrical specifications for the SPI of the MPC8306S.

# 17.1 SPI DC Electrical Characteristics

The following table provides the DC electrical characteristics for the MPC8306S SPI.

MPC8306S PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 1




Figure 37. Mechanical Dimensions and Bottom Surface Nomenclature of the MPC8306S MAPBGA

#### Notes:

- 1. All dimensions are in millimeters.
- 2. Dimensions and tolerances per ASME Y14.5M-1994.
- 3. Maximum solder ball diameter measured parallel to datum A.
- 4. Datum A, the seating plane, is determined by the spherical crowns of the solder balls.

MPC8306S PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 1

Table 46. MPC8306S Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
MEMC_MA[8]	T1	0	GV <sub>DD</sub>	_
MEMC_MA[9]	P4	0	GV <sub>DD</sub>	_
MEMC_MA[10]	L4	0	GV <sub>DD</sub>	_
MEMC_MA[11]	T2	0	GV <sub>DD</sub>	_
MEMC_MA[12]	U1	0	GV <sub>DD</sub>	_
MEMC_MA[13]	U2	0	GV <sub>DD</sub>	_
MEMC_MWE_B	K1	0	GV <sub>DD</sub>	_
MEMC_MRAS_B	K2	0	GV <sub>DD</sub>	_
MEMC_MCAS_B	J1	0	GV <sub>DD</sub>	_
MEMC_MCS_B[0]	J4	0	GV <sub>DD</sub>	_
MEMC_MCS_B[1]	H1	0	GV <sub>DD</sub>	_
MEMC_MCKE[0]	U4	0	GV <sub>DD</sub>	_
MEMC_MCK[0]	V1	0	GV <sub>DD</sub>	_
MEMC_MCK_B[0]	W1	0	GV <sub>DD</sub>	_
MEMC_MODT[0]	H2	0	GV <sub>DD</sub>	_
MEMC_MODT[1]	H4	0	GV <sub>DD</sub>	_
MEMC_MVREF	L8		GV <sub>DD</sub>	_
L	ocal Bus Controller Interfac	е		
LAD[0]	B7	Ю	OV <sub>DD</sub>	_
LAD[1]	D9	Ю	OV <sub>DD</sub>	_
LAD[2]	A6	Ю	OV <sub>DD</sub>	_
LAD[3]	B8	Ю	OV <sub>DD</sub>	_
LAD[4]	A7	Ю	OV <sub>DD</sub>	_
LAD[5]	A8	Ю	OV <sub>DD</sub>	_
LAD[6]	A9	10	OV <sub>DD</sub>	_
LAD[7]	D10	10	OV <sub>DD</sub>	_
LAD[8]	B10	Ю	OV <sub>DD</sub>	_
LAD[9]	A10	Ю	OV <sub>DD</sub>	_
LAD[10]	B11	Ю	OV <sub>DD</sub>	_
LAD[11]	D12	Ю	OV <sub>DD</sub>	_
LAD[12]	D11	Ю	OV <sub>DD</sub>	_
LAD[13]	A11	Ю	OV <sub>DD</sub>	_
LAD[14]	A12	Ю	OV <sub>DD</sub>	_
LAD[15]	B13	Ю	OV <sub>DD</sub>	_
LA[16]	A13	Ю	OV <sub>DD</sub>	_

MPC8306S PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 1

### Package and Pin Listings

Table 46. MPC8306S Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
FEC3_TXD0/TSEC_TMR_PP2/GPI0[60]	R20	Ю	OV <sub>DD</sub>	_
FEC3_TXD1/TSEC_TMR_PP3/GPIO[61]	T22	Ю	OV <sub>DD</sub>	_
FEC3_TXD2/TSEC_TMR_ALARM1/GPIO[62]	T23	Ю	OV <sub>DD</sub>	_
FEC3_TXD3/TSEC_TMR_ALARM2/GPIO[63]	T20	Ю	OV <sub>DD</sub>	_
	HDLC/GPIO/TDM		1	I
HDLC1_RXCLK/TDM1_RCK/GPIO[1]	U23	Ю	OV <sub>DD</sub>	_
HDLC1_RXD/TDM1_RD/GPIO[3]	U22	Ю	OV <sub>DD</sub>	_
HDLC1_TXCLK/GPIO[0]/TDM1_TCK/ QE_BRG[5]	AC22	Ю	OV <sub>DD</sub>	_
HDLC1_TXD/GPIO[2]/TDM1_TD/ CFG_RESET_SOURCE[0]	W18	Ю	OV <sub>DD</sub>	_
HDLC1_CD_B/GPIO[4]/TDM1_TFS	W19	Ю	OV <sub>DD</sub>	_
HDLC1_CTS_B/GPIO[5]/TDM1_RFS	Y20	Ю	OV <sub>DD</sub>	_
HDLC1_RTS_B/GPIO[6]/TDM1_STROBE_B/ CFG_RESET_SOURCE[1]	AB22	10	OV <sub>DD</sub>	_
HDLC2_TXCLK/GPIO[16]/TDM2_TCK/ QE_BRG[7]	AB23	Ю	OV <sub>DD</sub>	_
HDLC2_RXCLK/GPIO[17]/TDM2_RCK/ QE_BRG[8]	AA23	Ю	OV <sub>DD</sub>	_
HDLC2_TXD/GPIO[18]/TDM2_TD/ CFG_RESET_SOURCE[2]	W20	Ю	OV <sub>DD</sub>	_
HDLC2_RXD/GPIO[19]/TDM2_RD	Y23	Ю	OV <sub>DD</sub>	_
HDLC2_CD_B/GPIO[20]/TDM2_TFS	Y22	Ю	OV <sub>DD</sub>	_
HDLC2_CTS_B/GPIO[21]/TDM2_RFS	W23	Ю	OV <sub>DD</sub>	_
HDLC2_RTS_B/GPIO[22]/TDM2_STROBE_B/ CFG_RESET_SOURCE[3]	W22	Ю	OV <sub>DD</sub>	_
	Power		1	I
AV <sub>DD1</sub>	L16	_	_	_
AV <sub>DD2</sub>	M16	_	_	_
AV <sub>DD3</sub>	N8	_	_	_
GV <sub>DD</sub>	G5, H5, J5, K5, L5, M5, N5, P5, R5, T5, U5	_	_	_
OV <sub>DD</sub>	E7,E8,E9,E10,E11,E12, E13,E14, E15, E16,E17,G19,H19,J19,K 19,L19,M19, N19,P19,R19,T19,U19, W7,W8,W9, W10,W11, W12,W13, W14,W15, W16, W17	_	_	_

MPC8306S PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 1

Table 46. MPC8306S Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
$V_{DD}$	H8,H9,H10,H11,H12,H1 3,H14,H15,H16,J8,J16,K 8,K16,M8,N16,P8,P16,R 8,R16,T8,T9,T10,T11,T1 2,T13,T14,T15,T16	_	_	_
VSS	A1,B4,B6,B9,B12,B15,B 18,B21,C22,D2,D5,D18, D20,F2,F22,J2,J9,J10,J 11,J12,J13,J14,J15,J22, K4,K9,K10,K11,K12,K13 ,K14,K15,L9,L10,L11,L1 2,L13,L14,L15,M2,M9,M 10,M11,M12,M13,M14,M 15,M22,N9,N10,N11,N1 2,N13,N14,N15,P9,P10, P11,P12,P13,P14,P15,R 2,R9,R10,R11,R12,R13, R14,R15,R22,T4,V2,V19 ,V22,W4,Y19,AA2,AA22, AB4,AB6,AB9,AB12,AB1 5,AB18,AB21,AC1,AC23	_	_	_
NC	A23	_	_	_

### Notes

- 1. This pin is an open drain signal. A weak pull-up resistor (1  $k\Omega$ ) should be placed on this pin to  $OV_{DD}$
- 2. This pin is an open drain signal. A weak pull-up resistor (2-10 k $\Omega$ ) should be placed on this pin to OV<sub>DD</sub>
- 3. This pin has weak pull-up that is always enabled.

**Table 49. System PLL Multiplication Factors** 

RCWL[SPMF]	System PLL Multiplication Factor			
0000	Reserved			
0001	Reserved			
0010	× 2			
0011	× 3			
0100	× 4			
0101	× 5			
0110	× 6			
0111–1111	Reserved			

coherent system bus clock (*csb\_clk*). The following table shows the expected frequency values for the CSB frequency for selected *csb\_clk* to *SYS\_CLK\_IN* ratios.

**Table 50. CSB Frequency Options** 

	SPMF csb_clk : sys_clk_in Ratio		YS_CLK_IN(MHz)		
SPMF			33.33	66.67	
		csb_clk Frequency (MHz)			
0010	2:1			133	
0011	3:1				
0100	4:1		133		
0101	5:1	125	167		
0110	6:1				

# 20.3 Core PLL Configuration

RCWL[COREPLL] selects the ratio between the internal coherent system bus clock (*csb\_clk*) and the e300 core clock (*core\_clk*). The following table shows the encodings for RCWL[COREPLL]. COREPLL values not listed, and should be considered reserved.

Table 51. e300 Core PLL Configuration

	RCWL[COREPLL]		core clk: csb clk Ratio	VCO Divider
0-1	2-5	6	- COIE_CIK . CSD_CIK RAUO	VCO DIVIdei
nn	0000	n	PLL bypassed (PLL off, csb_clk clocks core directly)	PLL bypassed (PLL off, csb_clk clocks core directly)
00	0001	0	1:1	÷2
01	0001	0	1:1	÷4
10	0001	0	1:1	÷8
11	0001	0	1:1	÷8

MPC8306S PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 1

#### **PLL Power Supply Filtering** 22.2

Each of the PLLs listed above is provided with power through independent power supply pins. The voltage level at each  $AV_{DD}n$  pin should always be equivalent to  $V_{DD}$ , and preferably these voltages are derived directly from V<sub>DD</sub> through a low frequency filter scheme such as the following.

There are a number of ways to reliably provide power to the PLLs, but the recommended solution is to provide independent filter circuits as illustrated in Figure 41, one to each of the three AV<sub>DD</sub> pins. By providing independent filters to each PLL the opportunity to cause noise injection from one PLL to the other is reduced.

This circuit is intended to filter noise in the PLLs resonant frequency range from a 500 kHz to 10 MHz range. It should be built with surface mount capacitors with minimum effective series inductance (ESL). Consistent with the recommendations of Dr. Howard Johnson in High Speed Digital Design: A Handbook of Black Magic (Prentice Hall, 1993), multiple small capacitors of equal value are recommended over a single large value capacitor.

Each circuit should be placed as close as possible to the specific AV<sub>DD</sub> pin being supplied to minimize noise coupled from nearby circuits. It should be possible to route directly from the capacitors to the AV<sub>DD</sub> pin, which is on the periphery of package, without the inductance of vias.

The following figure shows the PLL power supply filter circuit.




Figure 41. PLL Power Supply Filter Circuit

#### **Decoupling Recommendations** 22.3

Due to large address and data buses, and high operating frequencies, the MPC8306S can generate transient power surges and high frequency noise in its power supply, especially while driving large capacitive loads. This noise must be prevented from reaching other components in the MPC8306S system, and MPC8306S itself requires a clean, tightly regulated source of power. Therefore, it is recommended that the system designer place at least one decoupling capacitor at each V<sub>DD</sub>, OV<sub>DD</sub>, and GV<sub>DD</sub> pins of the MPC8306S. These decoupling capacitors should receive their power from separate V<sub>DD</sub>, OV<sub>DD</sub>, GV<sub>DD</sub>, and GND power planes in the PCB, utilizing short traces to minimize inductance. Capacitors may be placed directly under the device using a standard escape pattern. Others may surround the part.

These capacitors should have a value of 0.01 or 0.1 µF. Only ceramic SMT (surface mount technology) capacitors should be used to minimize lead inductance, preferably 0402 or 0603 sizes.

In addition, it is recommended that there be several bulk storage capacitors distributed around the PCB, feeding the V<sub>DD</sub>, OV<sub>DD</sub>, and GV<sub>DD</sub> planes, to enable quick recharging of the smaller chip capacitors. These bulk capacitors should have a low ESR (equivalent series resistance) rating to ensure the quick response time necessary. They should also be connected to the power and ground planes through two vias

MPC8306S PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 1