



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	S12Z
Core Size	16-Bit
Speed	32MHz
Connectivity	CANbus, I <sup>2</sup> C, IrDA, LINbus, SCI, SPI, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	19
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	5.5V ~ 18V
Data Converters	A/D 6x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/s912zvl64f0clcr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	18.4.3 Data Format	
	18.4.4 Baud Rate Generation	
	18.4.5 Transmitter	
	18.4.6 Receiver	
	18.4.7 Single-Wire Operation	
	18.4.8 Loop Operation	
18.5	Initialization/Application Information	
	18.5.1 Reset Initialization	
	18.5.2 Modes of Operation	
	18.5.3 Interrupt Operation	
	18.5.4 Recovery from Wait Mode	541
	18.5.5 Recovery from Stop Mode	541

# Chapter 19 Serial Peripheral Interface (S12SPIV5)

19.1	Introduc	ction	543
	19.1.1	Glossary of Terms	543
	19.1.2	Features	543
	19.1.3	Modes of Operation	543
	19.1.4	Block Diagram	544
19.2	External	l Signal Description	545
	19.2.1	MOSI — Master Out/Slave In Pin	545
	19.2.2	MISO — Master In/Slave Out Pin	546
	19.2.3	$\overline{SS}$ — Slave Select Pin	546
	19.2.4	SCK — Serial Clock Pin	546
19.3	Memory	y Map and Register Definition	546
	19.3.1	Module Memory Map	546
	19.3.2	Register Descriptions	547
19.4	Function	nal Description	555
	19.4.1	Master Mode	556
	19.4.2	Slave Mode	557
	19.4.3	Transmission Formats	558
	19.4.4	SPI Baud Rate Generation	563
	19.4.5	Special Features	564
	19.4.6	Error Conditions	565
	19.4.7	Low Power Mode Options	566

# Chapter 20

# Inter-Integrated Circuit (IICV3)

20.1	Introduction	569
	20.1.1 Features	569
	20.1.2 Modes of Operation	570
	20.1.3 Block Diagram	570
20.2	External Signal Description	570

Port	Pin	Pin Function & Priority	I/O	Description	Routing Register Bit	Pin Function after Reset
Р	PP7 <sup>3</sup>	(IOC1_0)	I/O	TIM1 channel 0	T1C0RR	GPIO
		PWM7	0	PWM option 7	PWM7RR	
		PTP[7]/ KWP[7]/ EVDD1	I/O	General-purpose; with interrupt and key-wakeup	_	
	PP6	PWM6	0	PWM option 6	PWM6RR	
		(ETRIG0)	Ι	ADC0 external trigger	TRIG0RR1:TRIG0RR0	
		PTP[6]/ KWP[6]	I/O	General-purpose; with interrupt and key-wakeup	—	
	PP5 <sup>4</sup>	XIRQ <sup>5</sup>	I	Non-maskable level-sensitive interrupt	—	
		PWM5	0	PWM option 5	PWM5RR	
		PTP[5]/ KWP[5]	I/O	General-purpose; with interrupt and key-wakeup	—	
	PP4	PWM4	0	PWM option 4	PWM4RR	
		PTP[4]/ KWP[4]	I/O	General-purpose; with interrupt and key-wakeup	_	
	PP3 <sup>4</sup>	ĪRQ	I	Maskable level- or falling edge-sensitive interrupt	_	
		PWM3	0	PWM option 3	—	
		PTP[3]/ KWP[3]	I/O	General-purpose; with interrupt and key-wakeup	_	
	PP2	PP2 PWM2 O PWM option 2		PWM2RR		
		PTP[2]/ KWP[2]	I/O	General-purpose; with interrupt and key-wakeup	_	
	PP1 <sup>4</sup> (IOC1_1) I/O TIM1 channel 1		T1C1RR			
		PWM1	0	PWM option 1	—	
	PTP[1]/ I/O General-purpose; with interrupt and KWP[1] key-wakeup		General-purpose; with interrupt and key-wakeup	_		
PP0 PWM0 PTP[0]/ KWP[0]		PWM0	0	PWM option 0	PWM0RR	
		I/O	General-purpose; with interrupt and key-wakeup	_		
J	PJ1	(TXCAN0)	0	MSCAN0 transmit	CAN0RR	GPIO
		(PWM7)	0	PWM option 7	PWM7RR	
		SCL0	I/O	IICO	<b>IIC0RR</b>	
		PTJ[1]	I/O	General-purpose	_	
	PJ0	(RXCAN0)	Ι	MSCAN0 receive	CANORR	
		(PWM5)	0	PWM option 5	PWM5RR	
		SDA0	I/O	lico	IICORR	
		PTJ[0]	I/O	General-purpose		
L	PL0	PTIL[0]/ KWL[0]	I	General-purpose high-voltage input (HVI); with interrupt and wakeup; optional ADC link	—	GPI (HVI)

<sup>1</sup> Function active when RESET asserted <sup>2</sup> Routable input capture function

#### S12Z DebugLite (S12ZDBGV3)

Table 7-17 shows the effect for RWE and RW on the comparison conditions. These bits are ignored if INST is set, because matches based on opcodes reaching the execution stage are data independent.

RWE Bit	RW Bit	RW Signal	Comment
0	х	0	RW not used in comparison
0	х	1	RW not used in comparison
1	0	0	Write match
1	0	1	No match
1	1	0	No match
1	1	1	Read match

Table 7-17. Read or Write Comparison Logic Table

### 7.3.2.9 Debug Comparator A Address Register (DBGAAH, DBGAAM, DBGAAL)



Figure 7-12. Debug Comparator A Address Register

Read: Anytime.

Write: If DBG not armed.

Address: 0x0115, DBGAAH

#### Table 7-18. DBGAAH, DBGAAM, DBGAAL Field Descriptions

Field	Description
23–16 DBGAA [23:16]	<ul> <li>Comparator Address Bits [23:16]— These comparator address bits control whether the comparator compares the address bus bits [23:16] to a logic one or logic zero.</li> <li>0 Compare corresponding address bit to a logic zero</li> <li>1 Compare corresponding address bit to a logic one</li> </ul>
15–0 DBGAA [15:0]	<ul> <li>Comparator Address Bits [15:0] — These comparator address bits control whether the comparator compares the address bus bits [15:0] to a logic one or logic zero.</li> <li>0 Compare corresponding address bit to a logic zero</li> <li>1 Compare corresponding address bit to a logic one</li> </ul>

#### MC912ZVL Family Reference Manual, Rev. 2.41

## 7.4.2.1 Exact Address Comparator Match

With range comparisons disabled, the match condition is an exact equivalence of address bus with the value stored in the comparator address registers. Qualification of the type of access (R/W) is also possible.

Code may contain various access forms of the same address, for example a 16-bit access of ADDR[n] or byte access of ADDR[n+1] both access n+1. The comparators ensure that any access of the address defined by the comparator address register generates a match, as shown in the example of Table 7-27. Thus if the comparator address register contains ADDR[n+1] any access of ADDR[n+1] matches. This means that a 16-bit access of ADDR[n] or 32-bit access of ADDR[n-1] also match because they also access ADDR[n+1]. The right hand columns show the contents of DBGxA that would match for each access.

Access	Address	ADDR[n]	ADDR[n+1]	ADDR[n+2]	ADDR[n+3]
32-bit	ADDR[n]	Match	Match	Match	Match
16-bit	ADDR[n]	Match	Match	No Match	No Match
16-bit	ADDR[n+1]	No Match	Match	Match	No Match
8-bit	ADDR[n]	Match	No Match	No Match	No Match

Table 7-27. Comparator Address Bus Matches

If the comparator INST bit is set, the comparator address register contents are compared with the PC, the data register contents and access type bits are ignored. The comparator address register must be loaded with the address of the first opcode byte.

### 7.4.2.2 Address and Data Comparator Match

Comparator A features data comparators, for data access comparisons. The comparators do not evaluate if accessed data is valid. Accesses across aligned 32-bit boundaries are split internally into consecutive accesses. The data comparator mapping to accessed addresses for the CPU is shown in Table 7-28, whereby the Address column refers to the lowest 2 bits of the lowest accessed address. This corresponds to the most significant data byte.

Address[1:0]	Data Comparator		
00	DBGxD0		
01	DBGxD1		
10	DBGxD2		
11	DBGxD3		

Table 7-28. Comparator Data Byte Alignment

The fixed mapping of data comparator bytes to addresses within a 32-bit data field ensures data matches independent of access size. To compare a single data byte within the 32-bit field, the other bytes within that field must be masked using the corresponding data mask registers. This ensures that any access of that byte (32-bit,16-bit or 8-bit) with matching data causes a match. If no bytes are masked then the data comparator always compares all 32-bits and can only generate a match on a 32-bit access with correct 32-bit data value. In this case, 8-bit or 16-bit accesses within the 32-bit field cannot generate a match even if the contents of the addressed bytes match because all 32-bits must match. In Table 7-29 the Access

#### ECC Generation Module (SRAM\_ECCV2)

access is always a 2 byte aligned memory access, so that no ECC check is performed and no single or double bit ECC error indication is activated.

## 8.3.7.2 ECC Debug Memory Read Access

Writing one to the ECCDR bit performs a debug read access from the memory address defined by register DPTR. If the ECCDR bit is cleared then the register DDATA contains the uncorrected read data from the memory. The register DECC contains the ECC value read from the memory. Independent of the ECCDRR register bit setting, the debug read access will not perform an automatic ECC repair during read access. During the debug read access no ECC check is performed, so that no single or double bit ECC error indication is activated.

If the ECCDW and the ECCDR bits are set at the same time, then only the debug write access is performed.

## 9.4.6 System Clock Configurations

## 9.4.6.1 PLL Engaged Internal Mode (PEI)

This mode is the default mode after System Reset or Power-On Reset.

The Bus Clock is based on the PLLCLK, the reference clock for the PLL is internally generated (IRC1M). The PLL is configured to 50 MHz VCOCLK with POSTDIV set to 0x03. If locked (LOCK=1) this results in a PLLCLK of 12.5 MHz and a Bus Clock of 6.25 MHz. The PLL can be re-configured to other bus frequencies.

The clock sources for COP and RTI can be based on the internal reference clock generator (IRC1M) or the RC-Oscillator (ACLK).

## 9.4.6.2 PLL Engaged External Mode (PEE)

In this mode, the Bus Clock is based on the PLLCLK as well (like PEI). The reference clock for the PLL is based on the external oscillator.

The clock sources for COP and RTI can be based on the internal reference clock generator or on the external oscillator clock or the RC-Oscillator (ACLK).

This mode can be entered from default mode PEI by performing the following steps:

- 1. Configure the PLL for desired bus frequency.
- 2. Enable the external Oscillator (OSCE bit).
- 3. Wait for oscillator to start-up and the PLL being locked (LOCK = 1) and (UPOSC = 1).
- 4. Clear all flags in the CPMUIFLG register to be able to detect any future status bit change.
- 5. Optionally status interrupts can be enabled (CPMUINT register).

Loosing PLL lock status (LOCK=0) means loosing the oscillator status information as well (UPOSC=0).

The impact of loosing the oscillator status (UPOSC=0) in PEE mode is as follows:

• The PLLCLK is derived from the VCO clock (with its actual frequency) divided by four until the PLL locks again.

Application software needs to be prepared to deal with the impact of loosing the oscillator status at any time.

Table 10-3. ADCCTL	_0 Field Descriptions	(continued)
--------------------	-----------------------	-------------

Field	Description
11-10 ACC_CFG[1 :0]	<b>ADCFLWCTL Register Access Configuration</b> — These bits define if the register ADCFLWCTL is controlled via internal interface only or data bus only or both. See Table 10-4. for more details.
9 STR_SEQA	<ul> <li>Control Of Conversion Result Storage and RSTAR_EIF flag setting at Sequence Abort or Restart Event <ul> <li>This bit controls conversion result storage and RSTAR_EIF flag setting when a Sequence Abort Event or Restart Event occurs as follows:</li> <li>If STR_SEQA = 1'b0 and if a:</li> <li>Sequence Abort Event or Restart Event is issued during a conversion the data of this conversion is not stored and the respective conversion complete flag is not set</li> <li>Restart Event only is issued before the last conversion of a CSL is finished and no Sequence Abort Event is in process (SEQA clear) causes the RSTA_EIF error flag to be asserted and bit SEQA gets set by hardware</li> <li>If STR_SEQA = 1'b1 and if a:</li> <li>Sequence Abort Event or Restart Event is issued during a conversion the data of this conversion is stored and the respective conversion complete flag is set and Intermediate Result Information Register is updated.</li> <li>Restart Event only occurs during the last conversion of a CSL and no Sequence Abort Event is in process (SEQA clear) does not set the RSTA_EIF error flag</li> <li>Restart Event only occurs during the last conversion of a CSL and no Sequence Abort Event is in process (SEQA clear) does not set the RSTA_EIF error flag</li> <li>Restart Event only is issued before the CSL is finished and no Sequence Abort Event is in process (SEQA clear) does not set the RSTA_EIF error flag</li> </ul> </li> </ul>
8 MOD_CFG	<ul> <li>(Conversion Flow Control) Mode Configuration — This bit defines the conversion flow control after a Restart Event and after execution of the "End Of List" command type:</li> <li>Restart Mode</li> <li>Trigger Mode</li> <li>(For more details please see also section Section 10.6.3.2, "Introduction of the Programmer's Model and following.)</li> <li>0 "Restart Mode" selected.</li> <li>1 "Trigger Mode" selected.</li> </ul>

Table 10-4	. ADCFLWCTL	Register	Access	Configurations
------------	-------------	----------	--------	----------------

ACC_CFG[1]	ACC_CFG[0]	ADCFLWCTL Access Mode
0	0	None of the access paths is enabled (default / reset configuration)
0	1	Single Access Mode - Internal Interface (ADCFLWCTL access via internal interface only)
1	0	Single Access Mode - Data Bus (ADCFLWCTL access via data bus only)
1	1	Dual Access Mode (ADCFLWCTL register access via internal interface and data bus)

## **10.5.2.7** ADC Error Interrupt Enable Register (ADCEIE)

Module Base + 0x0006



Figure 10-10. ADC Error Interrupt Enable Register (ADCEIE)

Read: Anytime

Write: Anytime

Table	10-12.	ADCEIE	Field	Descriptions
-------	--------	--------	-------	--------------

Field	Description
7 IA_EIE	<ul> <li>Illegal Access Error Interrupt Enable Bit — This bit enables the illegal access error interrupt.</li> <li>Illegal access error interrupt disabled.</li> <li>Illegal access error interrupt enabled.</li> </ul>
6 CMD_EIE	<ul> <li>Command Value Error Interrupt Enable Bit — This bit enables the command value error interrupt.</li> <li>0 Command value interrupt disabled.</li> <li>1 Command value interrupt enabled.</li> </ul>
5 EOL_EIE	<ul> <li>"End Of List" Error Interrupt Enable Bit — This bit enables the "End Of List" error interrupt.</li> <li>"End Of List" error interrupt disabled.</li> <li>"End Of List" error interrupt enabled.</li> </ul>
3 TRIG_EIE	<ul> <li>Conversion Sequence Trigger Error Interrupt Enable Bit — This bit enables the conversion sequence trigger error interrupt.</li> <li>0 Conversion sequence trigger error interrupt disabled.</li> <li>1 Conversion sequence trigger error interrupt enabled.</li> </ul>
2 RSTAR_EIE	<ul> <li>Restart Request Error Interrupt Enable Bit— This bit enables the restart request error interrupt.</li> <li>0 Restart Request error interrupt disabled.</li> <li>1 Restart Request error interrupt enabled.</li> </ul>
1 LDOK_EIE	<ul> <li>Load OK Error Interrupt Enable Bit — This bit enables the Load OK error interrupt.</li> <li>0 Load OK error interrupt disabled.</li> <li>1 Load OK error interrupt enabled.</li> </ul>

### 10.6.3.2.1 Introduction of The Command Sequence List (CSL) Format

A Command Sequence List (CSL) contains up to 64 conversion commands. A user selectable number of successive conversion commands in the CSL can be grouped as a command sequence. This sequence of conversion commands is successively executed by the ADC at the occurrence of a Trigger Event. The commands of a sequence are successively executed until an "End Of Sequence" or "End Of List" command type identifier in a command is detected (command type is coded via bits CMD\_SEL[1:0]). The number of successive conversion commands that belong to a command sequence and the number of command sequences inside the CSL can be freely defined by the user and is limited by the 64 conversion commands a CSL can contain. A CSL must contain at least one conversion command and one "end of list" command type identifier. The minimum number of command sequences inside a CSL is zero and the maximum number of command sequences is 63. A command sequence is defined with bits CMD\_SEL[1:0] in the register ADCCMD\_M by defining the end of a conversion sequence. The Figure 10-29 and Figure 10-30 provides examples of a CSL.





Field	Description
7-0 AM[7:0]	<ul> <li>Acceptance Mask Bits — If a particular bit in this register is cleared, this indicates that the corresponding bit in the identifier acceptance register must be the same as its identifier bit before a match is detected. The message is accepted if all such bits match. If a bit is set, it indicates that the state of the corresponding bit in the identifier acceptance register does not affect whether or not the message is accepted.</li> <li>0 Match corresponding acceptance code register and identifier bits</li> <li>1 Ignore corresponding acceptance code register bit</li> </ul>

#### Table 13-23. CANIDMR0–CANIDMR3 Register Field Descriptions

#### Module Base + 0x001C to Module Base + 0x001F

Access: User read/write<sup>1</sup>

	7	6	5	4	3	2	1	0
R W	AM7	AM6	AM5	AM4	AM3	AM2	AM1	AM0
Reset	0	0	0	0	0	0	0	0

#### Figure 13-22. MSCAN Identifier Mask Registers (Second Bank) — CANIDMR4–CANIDMR7

Read: Anytime

Write: Anytime in initialization mode (INITRQ = 1 and INITAK = 1)

#### Table 13-24. CANIDMR4–CANIDMR7 Register Field Descriptions

Field	Description
7-0 AM[7:0]	<ul> <li>Acceptance Mask Bits — If a particular bit in this register is cleared, this indicates that the corresponding bit in the identifier acceptance register must be the same as its identifier bit before a match is detected. The message is accepted if all such bits match. If a bit is set, it indicates that the state of the corresponding bit in the identifier acceptance register does not affect whether or not the message is accepted.</li> <li>Match corresponding acceptance code register and identifier bits</li> <li>Ignore corresponding acceptance code register bit</li> </ul>

## 13.3.3 Programmer's Model of Message Storage

The following section details the organization of the receive and transmit message buffers and the associated control registers.

To simplify the programmer interface, the receive and transmit message buffers have the same outline. Each message buffer allocates 16 bytes in the memory map containing a 13 byte data structure.

An additional transmit buffer priority register (TBPR) is defined for the transmit buffers. Within the last two bytes of this memory map, the MSCAN stores a special 16-bit time stamp, which is sampled from an internal timer after successful transmission or reception of a message. This feature is only available for transmit and receiver buffers, if the TIME bit is set (see Section 13.3.2.1, "MSCAN Control Register 0 (CANCTL0)").

The time stamp register is written by the MSCAN. The CPU can only read these registers.

## 16.3.2.6 Timer Control Register 1/Timer Control Register 2 (TCTL1/TCTL2)



Figure 16-11. Timer Control Register 2 (TCTL2)

#### Read: Anytime

Write: Anytime

#### Table 16-6. TCTL1/TCTL2 Field Descriptions

Note: Writing to unavailable bits has no effect. Reading from unavailable bits return a zero

Field	Description
1:0	Output Mode — These two pairs of control bits are encoded to specify the output action to be taken as a result of a successful OCx compare. When either OMx or OLx is 1, the pin associated with OCx becomes an output tied to OCx.
OMx	Note: For an output line to be driven by an OCx the OCPDx must be cleared.
1:0	Output Level — These two pairs of control bits are encoded to specify the output action to be taken as a result of a successful OCx compare. When either OMx or OLx is 1, the pin associated with OCx becomes an output tied to OCx.
OLx	Note: For an output line to be driven by an OCx the OCPDx must be cleared.

#### Table 16-7. Compare Result Output Action

ОМх	OLx	Action
0	0	No output compare action on the timer output signal
0	1	Toggle OCx output line
1	0	Clear OCx output line to zero
1	1	Set OCx output line to one

MC912ZVL Family Reference Manual, Rev. 2.41

Table 19-2.	SPICR1	Field D	escription	s (continued	)

Field	Description
3 CPOL	<ul> <li>SPI Clock Polarity Bit — This bit selects an inverted or non-inverted SPI clock. To transmit data between SPI modules, the SPI modules must have identical CPOL values. In master mode, a change of this bit will abort a transmission in progress and force the SPI system into idle state.</li> <li>0 Active-high clocks selected. In idle state SCK is low.</li> <li>1 Active-low clocks selected. In idle state SCK is high.</li> </ul>
2 CPHA	<ul> <li>SPI Clock Phase Bit — This bit is used to select the SPI clock format. In master mode, a change of this bit will abort a transmission in progress and force the SPI system into idle state.</li> <li>0 Sampling of data occurs at odd edges (1,3,5,) of the SCK clock.</li> <li>1 Sampling of data occurs at even edges (2,4,6,) of the SCK clock.</li> </ul>
1 SSOE	<b>Slave Select Output Enable</b> — The $\overline{SS}$ output feature is enabled only in master mode, if MODFEN is set, by asserting the SSOE as shown in Table 19-3. In master mode, a change of this bit will abort a transmission in progress and force the SPI system into idle state.
0 LSBFE	<ul> <li>LSB-First Enable — This bit does not affect the position of the MSB and LSB in the data register. Reads and writes of the data register always have the MSB in the highest bit position. In master mode, a change of this bit will abort a transmission in progress and force the SPI system into idle state.</li> <li>0 Data is transferred most significant bit first.</li> <li>1 Data is transferred least significant bit first.</li> </ul>

## Table 19-3. SS Input / Output Selection

MODFEN	SSOE	Master Mode	Slave Mode
0	0	SS not used by SPI	SS input
0	1	SS not used by SPI	SS input
1	0	SS input with MODF feature	SS input
1	1	SS is slave select output	SS input

## 19.3.2.2 SPI Control Register 2 (SPICR2)

Module Base +0x0001



Figure 19-4. SPI Control Register 2 (SPICR2)

### Read: Anytime

Write: Anytime; writes to the reserved bits have no effect



 $t_L$ ,  $t_T$ , and  $t_I$  are guaranteed for the master mode and required for the slave mode.

### Figure 19-13. SPI Clock Format 0 (CPHA = 0), with 16-Bit Transfer Width selected (XFRW = 1)

In slave mode, if the  $\overline{SS}$  line is not deasserted between the successive transmissions then the content of the SPI data register is not transmitted; instead the last received data is transmitted. If the  $\overline{SS}$  line is deasserted for at least minimum idle time (half SCK cycle) between successive transmissions, then the content of the SPI data register is transmitted.

In master mode, with slave select output enabled the  $\overline{SS}$  line is always deasserted and reasserted between successive transfers for at least minimum idle time.

## 19.4.3.3 CPHA = 1 Transfer Format

Some peripherals require the first SCK edge before the first data bit becomes available at the data out pin, the second edge clocks data into the system. In this format, the first SCK edge is issued by setting the CPHA bit at the beginning of the  $n^1$ -cycle transfer operation.

The first edge of SCK occurs immediately after the half SCK clock cycle synchronization delay. This first edge commands the slave to transfer its first data bit to the serial data input pin of the master.

A half SCK cycle later, the second edge appears on the SCK pin. This is the latching edge for both the master and slave.

<sup>1.</sup> n depends on the selected transfer width, please refer to Section 19.3.2.2, "SPI Control Register 2 (SPICR2)

Register	Error Bit	Error Condition
	ACCERR	Set if CCOBIX[2:0] != 001 at command launch
		Set if command not available in current mode (see Table 22-28)
		Set if an invalid global address [23:0] is supplied
FSTAT		Set if the supplied P-Flash address is not phrase-aligned or if the EEPROM address is not word-aligned
	FPVIOL	Set if an area of the selected Flash block is protected
	MGSTAT1	Set if any errors have been encountered during the verify operation
	MGSTAT0	Set if any non-correctable errors have been encountered during the verify operation

Table 22-48. Erase Flash Block Command Error Handling

### 22.4.7.9 Erase P-Flash Sector Command

The Erase P-Flash Sector operation will erase all addresses in a P-Flash sector.

Table 22-49.	Erase P-Flash	Sector Comma	nd FCCOB	Requirements
--------------	---------------	--------------	----------	--------------

Register	FCCOB Parameters				
FCCOB0	0x0A	Global address [23:16] to identify P-Flash block to be erased			
FCCOB1	Global address [15:0] anywh Refer to Section 22.1.2.	ere within the sector to be erased. 1 for the P-Flash sector size.			

Upon clearing CCIF to launch the Erase P-Flash Sector command, the Memory Controller will erase the selected Flash sector and then verify that it is erased. The CCIF flag will be set after the Erase P-Flash Sector operation has completed.

Table 22-50	. Erase P-FI	ash Sector	Command	Error	Handling
-------------	--------------	------------	---------	-------	----------

Register	Error Bit	Error Condition		
		Set if CCOBIX[2:0] != 001 at command launch		
	ACCERR	Set if command not available in current mode (see Table 22-28)		
		Set if an invalid global address [23:0] is supplied see Table 22-2)		
FSTAT		Set if a misaligned phrase address is supplied (global address [2:0] != 000)		
_	FPVIOL	Set if the selected P-Flash sector is protected		
	MGSTAT1	Set if any errors have been encountered during the verify operation		
	MGSTAT0	Set if any non-correctable errors have been encountered during the verify operation		

**MCU Electrical Specifications** 

Revision Number	Revision Date	Description Of Changes
0.50	14 March 2016	<ul> <li>added the latest characterization data, updated: Table A-11, Table A-19</li> <li>change voltage specification for MC9S12ZVL128/96/64 analog modules to VDDX ±3%:</li> </ul>
0.60	31 March 2016	<ul> <li>update V<sub>BG</sub> output voltage and V<sub>BG</sub> voltage distribution specification: Table B-1</li> </ul>
0.70	18 April 2016	<ul> <li>correct min V<sub>DDX</sub> specification for MC9S12ZVL128/96/64 device: Table B-1</li> </ul>
0.80	20 June 2016	<ul> <li>update Table A-19, add missing stop current for 85°C and 105°C, correct stop value for 125°C</li> <li>update Table I-2, set ACMP input offset to 25mV</li> </ul>
0.90	08 August 2017	<ul> <li>added 175°C parameters</li> <li>update current injection consideration, section Section C.1.1.4 Current Injection</li> </ul>
1.0	12 September 2017	<ul> <li>added 175°C Run and Wait current parameters</li> </ul>
1.1	10 October 2017	• added Pin input leakage values for Pins PAD0 and PAD1 at $150^{\circ}C < T_J < 175^{\circ}C$ , Table A-10 • added Pin input leakage values for Pins PP1,PP3,PP5 and PP7 at $150^{\circ}C < T_J < 175^{\circ}C$ , Table A-10 • changed typical Reduced Performance Mode V <sub>DDX</sub> Voltage to 5.0V, Table B-1
1.2	19 October 2017	- correct max value for Input leakage current on PP1, PP3, PP5 and PP7 for $150^{\circ}C < T_J < 175^{\circ}C$ on Table A-10
1.21	24 October 2017	<ul> <li>fixed minor bug in this revision history to make sure all updates are correct documented</li> </ul>

#### Table A-1. Revision History Table

# A.1 General

This supplement contains the most accurate electrical information for the MC9S12ZVL-Family available at the time of publication.

This introduction is intended to give an overview on several common topics like power supply, current injection etc.

Mnemonic	Nominal Voltage	Description
VSS	0V	Ground pin for 1.8V core supply voltage generated by on chip voltage regulator
VDDX	5.0 V	5V power supply output for I/O drivers generated by on chip voltage regulator if VREG5VEN is set
VDDX	3.3 V	3.3V power supply output for I/O drivers generated by on chip voltage regulator if VREG5VEN is cleared
VSSX1	0V	Ground pin for I/O drivers

-40°C	$40^{\circ}C \le T_J \le 175^{\circ}C$ unless noted otherwise, $V_{DDA}$ and $V_{DDX}$ must be shorted on the application board.								
Num	Characteristic	Max	Unit						
19a	$V_{BG}$ voltage Distribution over temperature $T_J$ $V_{SUP}$ = 12V, -40°C $\leq$ $T_J$ $\leq$ 150°C, VDDX = 5V	$\Delta_{VBGV5V}$	-20		20	mV			
19b	$V_{BG}$ voltage Distribution over temperature $T_J$ $V_{SUP}$ = 12V, -40°C $\leq$ $T_J$ $\leq$ 150°C, VDDX= 3.3V	Δ <sub>VBGV3V3</sub>	-25		25	mV			
20	Base Current For External PNP $(V_{DDX})^{10}$ -40°C $\leq$ T <sub>J</sub> $\leq$ 150°C 150°C $<$ T <sub>J</sub> $<$ 175°C	I <sub>BCTLMAX</sub>	2.3 1.5			mA			
21	Recovery time from STOP	t <sub>STP_REC</sub>	_	23	_	μS			

Table B-1. Voltage Regulator Electrical Characteristics

<sup>1</sup> 3% Vreg tolerance

 $^2\,$  Please note that the core current is derived from  $V_{DDX}$ 

 $^3$  Further limitation may apply due to maximum allowable T<sub>J</sub>

<sup>4</sup> 2% Vreg tolerance, MC9S12ZVLA device only

<sup>5</sup> LVI is monitored on the V<sub>DDA</sub> supply domain

<sup>6</sup> LVRX is monitored on the V<sub>DDX</sub> supply domain only active during full performance mode. During reduced performance mode (stopmode) voltage supervision is solely performed by the POR block monitoring core V<sub>DD</sub>.

<sup>7</sup> the ACLK is not factory trimmed, the customer can use the CPMUACLKTR register to trim the ACLK, see also 9.3.2.19, "Autonomous Clock Trimming Register (CPMUACLKTR)

<sup>8</sup> The ACLK trimming must be set that the minimum period equals to 0.2ms

9 CPMUHTTR=0x88

<sup>10</sup> This is the minimum base current that can be guaranteed when the external PNP is delivering maximum current.

### NOTE

The LVR monitors the voltages VDD, VDDF and VDDX. If the voltage drops on these supplies to a level which could prohibit the correct function (e.g. code execution) of the micro controller, the LVR triggers.

$V_{\text{DDA}}$ and $V_{\text{DDX}}$ must be shorted on the application board.								
Num	Characteristic Symbol Typical <sup>1</sup> Unit							
1	VDDX capacitor <sup>2</sup>	C <sub>VDDX</sub>	100-220	nF				
2	VDDA capacitor <sup>3</sup>	C <sub>VDDA</sub>	100-220	nF				
3	Stability capacitor <sup>4,5</sup>	C <sub>VDD5</sub>	4.7-10	μF				

Table B-2. Recommended Capacitor Values

<sup>1</sup>Values are nominal component values

<sup>2</sup>X7R ceramics

<sup>3</sup>X7R ceramics

<sup>4</sup>Can be placed anywhere on the 5V supply node (VDDA, VDDX)

<sup>5</sup>4.7μF X7R ceramics or 10μF tantalum



Figure C-2. ADC Accuracy Definitions

#### NOTE

Figure C-2 shows only definitions, for specification values refer to Table C-3 and Table C-4.

#### MC912ZVL Family Reference Manual, Rev. 2.41

#### **ADC Specifications**

**PIM Electrical Specifications** 

# O.19 0x0780-0x0787 SPI0

Address	Register Name		Bit 7	6	5	4	3	2	1	Bit 0
0x0780	SPI0CR1	R W	SPIE	SPE	SPTIE	MSTR	CPOL	CPHA	SSOE	LSBFE
0x0781	SPI0CR2	R W	0	XFRW	0	MODFEN	BIDIROE	0	SPISWAI	SPC0
0x0782	SPI0BR	R W	0	SPPR2	SPPR1	SPPR0	0	SPR2	SPR1	SPR0
0x0783	SPI0SR	R W	SPIF	0	SPTEF	MODF	0	0	0	0
0x0784	SPIODRH	R W	R15 T15	R14 T14	R13 T13	R12 T12	R11 T11	R10 T10	R9 T9	R8 T8
0x0785	SPIODRL	R W	R7 T7	R6 T6	R5 T5	R4 T4	R3 T3	R2 T2	R1 T1	R0 T0
0x0786	Reserved	R W								
0x0787	Reserved	R W								