



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	S12Z
Core Size	16-Bit
Speed	32MHz
Connectivity	CANbus, I ² C, IrDA, LINbus, SCI, SPI, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	34
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	5.5V ~ 18V
Data Converters	A/D 10x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/s912zvl64f0mlfr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Port Integration Module (S12ZVLPIMV2)

2.3.2.6 ECLK Control Register (ECLKCTL)



¹ Read: Anytime Write: Anytime

Table 2-8. ECLKCTL Register Field Descriptions

Field	Description
7	No ECLK — Disable ECLK output
NECLK	This bit controls the availability of a free-running clock on the ECLK pin. This clock has a fixed rate equivalent to the
	internal bus clock.
	1 ECLK disabled
	0 ECLK enabled

2.3.2.7 IRQ Control Register (IRQCR)



¹ Read: Anytime

Write:

IRQE: Once in normal mode, anytime in special mode IRQEN: Anytime

Table 2-9. IRQCR Register Field Descriptions

Field	Description
7 IRQE	 IRQ select edge sensitive only — 1 IRQ pin configured to respond only to falling edges. Falling edges on the IRQ pin are detected anytime when IRQE=1 and will be cleared only upon a reset or the servicing of the IRQ interrupt. 0 IRQ configured for low level recognition
6 IRQEN	IRQ enable — 1 IRQ pin is connected to interrupt logic 0 IRQ pin is disconnected from interrupt logic

4.1.1 Glossary

Table 4-2.	Glossary	Of Terms
------------	----------	----------

Term	Definition
MCU	Microcontroller Unit
CPU	S12Z Central Processing Unit
BDC	S12Z Background Debug Controller
ADC	Analog-to-Digital Converter
unmapped address range	Address space that is not assigned to a memory
reserved address range	Address space that is reserved for future use cases
illegal access	Memory access, that is not supported or prohibited by the S12ZDBG, e.g. a data store to NVM
access violation	Either an illegal access or an uncorrectable ECC error
byte	8-bit data
word	16-bit data

4.1.2 Overview

The S12ZDBG provides access to on-chip memories and peripherals for the S12ZCPU, the S12ZBDC, and the ADC. It arbitrates memory accesses and determines all of the MCU memory maps. Furthermore, the S12ZDBG is responsible for selecting the MCUs functional mode.

4.1.3 Features

- S12ZDBG mode operation control
- Memory mapping for S12ZCPU, S12ZBDC, and ADC
 - Maps peripherals and memories into a 16 MByte address space for the S12ZCPU, the S12ZBDC, and the ADC
 - Handles simultaneous accesses to different on-chip resources (NVM, RAM, and peripherals)
- Access violation detection and logging
 - Triggers S12ZCPU machine exceptions upon detection of illegal memory accesses and uncorrectable ECC errors
 - Logs the state of the S12ZCPU and the cause of the access error

4.1.4 Modes of Operation

4.1.4.1 Chip configuration modes

The S12ZDBG determines the chip configuration mode of the device. It captures the state of the MODC pin at reset and provides the ability to switch from special-single chip mode to normal single chip-mode.

returned before the read data. This status byte reflects the state after the memory read was performed. If enabled, an ACK pulse is driven before the data bytes are transmitted.

The examples show the READ_MEM.B{_WS}, READ_MEM.W{_WS} and READ_MEM.L{_WS} commands.

5.4.4.12 READ_DBGTB

Read DBG trace buffer

0x07		TB Line [31-24]	TB Line [23-16]	TB Line [15-8]	TB Line [7-0]		TB Line [63-56]	TB Line [55-48]	TB Line [47-40]	TB Line [39-32]
host → target	D A C K	target → host	target → host	target → host	target → host	D A C K	target → host	target → host	target → host	target → host

This command is only available on devices, where the DBG module includes a trace buffer. Attempted use of this command on devices without a traace buffer return 0x00.

Read 64 bits from the DBG trace buffer. Refer to the DBG module description for more detailed information. If enabled an ACK pulse is generated before each 32-bit longword is ready to be read by the host. After issuing the first ACK a timeout is still possible whilst accessing the second 32-bit longword, since this requires separate internal accesses. The first 32-bit longword corresponds to trace buffer line bits[31:0]; the second to trace buffer line bits[63:32]. If ACK handshaking is disabled, the host must wait 16 clock cycles (DLY) after completing the first 32-bit read before starting the second 32-bit read.

5.4.4.13 READ_SAME.sz, READ_SAME.sz_WS

READ_SAME

Read same location specified by previous READ_MEM{_WS}

0x54		Data[15-8]	Data[7-0]	
host → target	D A C K	target → host	target → host	

READ_SAME_WS

Read same location specified by previous READ_MEM{_WS}

0x55		BDCCSRL	Data [15-8]	Data [7-0]	
host → target	D L Y	target → host	target → host	target → host	

MC912ZVL Family Reference Manual, Rev. 2.41

Background Debug Controller (S12ZBDCV2)

Non-intrusive

Non-intrusive

Non-intrusive

accesses to mask out individual data bus bits and to use R/W access qualification in the comparison. Comparators can be configured to monitor a range of addresses.

When configured for data access comparisons, the match is generated if the address (and optionally data) of a data access matches the comparator value.

Configured for monitoring opcode addresses, the match is generated when the associated opcode reaches the execution stage of the instruction queue, but before execution of that opcode.

When a match with a comparator register value occurs, the associated control logic can force the state sequencer to another state (see Figure 7-19).

The state sequencer can transition freely between the states 1, 2 and 3. On transition to Final State, a breakpoint can be generated and the state sequencer returns to state0, disarming the DBG.

Independent of the comparators, state sequencer transitions can be forced by the external event input or by writing to the TRIG bit in the DBGC1 control register.

7.4.2 Comparator Modes

The DBG contains three comparators, A, B, and D. Each comparator compares the address stored in DBGXAH, DBGXAM, and DBGXAL with the PC (opcode addresses) or selected address bus (data accesses). Furthermore, comparator A can compare the data buses to values stored in DBGXD3-0 and allow data bit masking.

The comparators can monitor the buses for an exact address or an address range. The comparator configuration is controlled by the control register contents and the range control by the DBGC2 contents.

The comparator control register also allows the type of data access to be included in the comparison through the use of the RWE and RW bits. The RWE bit controls whether the access type is compared for the associated comparator and the RW bit selects either a read or write access for a valid match.

The INST bit in each comparator control register is used to determine the matching condition. By setting INST, the comparator matches opcode addresses, whereby the databus, data mask, RW and RWE bits are ignored. The comparator register must be loaded with the exact opcode address.

The comparator can be configured to match memory access addresses by clearing the INST bit.

Each comparator match can force a transition to another state sequencer state (see Section 7.4.3, "Events").

Once a successful comparator match has occurred, the condition that caused the original match is not verified again on subsequent matches. Thus if a particular data value is matched at a given address, this address may not contain that data value when a subsequent match occurs.

Match[0, 1, 3] map directly to Comparators [A, B, D] respectively, except in range modes (see Section 7.3.2.2, "Debug Control Register2 (DBGC2)"). Comparator priority rules are described in the event priority section (Section 7.4.3.4, "Event Priorities").

TCTRIM[4:0]	IRC1M Indicative relative TC variation	IRC1M indicative frequency drift for relative TC variation			
00000	0 (nominal TC of the IRC)	0%			
00001	-0.27%	-0.5%			
00010	-0.54%	-0.9%			
00011	-0.81%	-1.3%			
00100	-1.08%	-1.7%			
00101	-1.35%	-2.0%			
00110	-1.63%	-2.2%			
00111	-1.9%	-2.5%			
01000	-2.20%	-3.0%			
01001	-2.47%	-3.4%			
01010	-2.77%	-3.9%			
01011	-3.04	-4.3%			
01100	-3.33%	-4.7%			
01101	-3.6%	-5.1%			
01110	-3.91%	-5.6%			
01111	-4.18%	-5.9%			
10000	0 (nominal TC of the IRC)	0%			
10001	+0.27%	+0.5%			
10010	+0.54%	+0.9%			
10011	+0.81%	+1.3%			
10100	+1.07%	+1.7%			
10101	+1.34%	+2.0%			
10110	+1.59%	+2.2%			
10111	+1.86%	+2.5%			
11000	+2.11%	+3.0%			
11001	+2.38%	+3.4%			
11010	+2.62%	+3.9%			
11011	+2.89%	+4.3%			
11100	+3.12%	+4.7%			
11101	+3.39%	+5.1%			
11110	+3.62%	+5.6%			
11111	+3.89%	+5.9%			

Table 9-28. TC trimmine	a of the frequenc	v of the IRC1M at a	ambient temperature
		,	

NOTE

Since the IRC1M frequency is not a linear function of the temperature, but more like a parabola, the above relative variation is only an indication and should be considered with care.

10.5 Memory Map and Register Definition

This section provides a detailed description of all registers accessible in the ADC12B_LBA.

10.5.1 Module Memory Map

Figure 10-3 gives an overview of all ADC12B_LBA registers.

NOTE

Register Address = Base Address + Address Offset, where the Base Address is defined at the MCU level and the Address Offset is defined at the module level.

Address	Name		Bit 7	6	5	4	3	2	1	Bit 0
0x0000	ADCCTL_0	R W	ADC_EN	ADC_SR	FRZ_MOD	SWAI	ACC_C	FG[1:0]	STR_SEQ A	MOD_CFG
0v0001	ΔΠΟΟΤΙ 1	R	CSL_BMO	RVL_BMO	SMOD_AC	AUT_RST	0	0	0	0
0,0001	ADCOLL_I	W	D	D	С	A				
0x0002	ADCSTS	R	CSL_SEL	RVL_SEL	DBECC_E RR	Reserved	READY	0	0	0
		W	0							
0x0003	ADCTIM	к W	0				PRS[6:0]			
020004		R	р ім	0	0	0	0		SDE6(2:01	
0x0004	ADCFINIT	W	DJM						SRES[2.0]	
0x0005	ADCFLWCTL	R	SEQA	TRIG	RSTA	LDOK	0	0	0	0
		W		_		_				0
0x0006	ADCEIE	к W	IA_EIE	CMD_EIE	EOL_EIE	Reserved	TRIG_EIE	E E	LDOK_EIE	0
0x0007	ADCIE	R	SEQAD IE	CONIF_OI	Reserved	0	0	0	0	0
		W		E						0
0x0008	ADCEiF	к W	IA_EIF	CMD_EIF	EOL_EIF	Reserved	TRIG_EIF	RSTAR_EI F	LDOK_EIF	0
0x0009	ADCIF	R	SEQAD IF	CONIF_OI	Reserved	0	0	0	0	0
		W		F						
0x000A	ADCCONIE_0	к W				CON_	_IE[15:8]			
0x000B	ADCCONIE_1	R W				CON_IE[7:1]			EOL_IE
0x000C	ADCCONIF_0	R W		CON_IF[15:8]						
0x000D	ADCCONIF_1	R W		CON_IF[7:1] EOL_IF						
		R	CSL_IMD	RVL_IMD	0	0	0	0	0	0
UXUUUE										
0x000F	ADCIMDRI 1	R	0) 0 RIDX_IMD[5:0]						
0,0001		W								
				= Unimplem	nented or Res	served				

Figure 10-3. ADC12B_LBA Register Summary (Sheet 1 of 3)

MC912ZVL Family Reference Manual, Rev. 2.41

Analog-to-Digital Converter (ADC12B_LBA)



Figure 10-30. Example CSL for continues conversion

Scalable Controller Area Network (S12MSCANV2)

For microcontrollers without a clock and reset generator (CRG), CANCLK is driven from the crystal oscillator (oscillator clock).

A programmable prescaler generates the time quanta (Tq) clock from CANCLK. A time quantum is the atomic unit of time handled by the MSCAN.

Eqn. 13-2

_	fcanci	LK
۲q-	(Prescaler	value

A bit time is subdivided into three segments as described in the Bosch CAN 2.0A/B specification. (see Figure 13-43):

- SYNC_SEG: This segment has a fixed length of one time quantum. Signal edges are expected to happen within this section.
- Time Segment 1: This segment includes the PROP_SEG and the PHASE_SEG1 of the CAN standard. It can be programmed by setting the parameter TSEG1 to consist of 4 to 16 time quanta.
- Time Segment 2: This segment represents the PHASE_SEG2 of the CAN standard. It can be programmed by setting the TSEG2 parameter to be 2 to 8 time quanta long.

Eqn. 13-3



Figure 13-43. Segments within the Bit Time

Chapter 14 Supply Voltage Sensor (BATSV3)

Rev. No. (Item No.)	Data	Sections Affected	Substantial Change(s)
V02.00	16 Mar 2011	14.3.2.1 14.4.2.1	 added BVLS[1] to support four voltage level moved BVHS to register bit 6
V03.00	26 Apr 2011	allBATSV3	- removed Vsense
V03.10	04 Oct 2011	14.4.2.1 and 14.4.2.2	- removed BSESE

Table 14-1. Revision History Table

14.1 Introduction

The BATS module provides the functionality to measure the voltage of the chip supply pin VSUP.

14.1.1 Features

The VSUP pin can be routed via an internal divider to the internal Analog to Digital Converter. Independent of the routing to the Analog to Digital Converter, it is possible to route this voltage to a comparator to generate a low or a high voltage interrupt to alert the MCU.

14.1.2 Modes of Operation

The BATS module behaves as follows in the system power modes:

1. Run mode

The activation of the VSUP Level Sense Enable (BSUSE=1) or ADC connection Enable (BSUAE=1) closes the path from VSUP pin through the resistor chain to ground and enables the associated features if selected.

2. Stop mode

During stop mode operation the path from the VSUP pin through the resistor chain to ground is opened and the low and high voltage sense features are disabled. The content of the configuration register is unchanged.

15.3.2.12 Timer Input Capture/Output Compare Registers High and Low 0– 5(TCxH and TCxL)





0

0

0

0

0

0

¹ This register is available only when the corresponding channel exists and is reserved if that channel does not exist. Writes to a reserved register have no functional effect. Reads from a reserved register return zeroes.

Depending on the TIOS bit for the corresponding channel, these registers are used to latch the value of the free-running counter when a defined transition is sensed by the corresponding input capture edge detector or to trigger an output action for output compare.

Read: Anytime

Reset

0

0

Write: Anytime for output compare function.Writes to these registers have no meaning or effect during input capture. All timer input capture/output compare registers are reset to 0x0000.

NOTE

Read/Write access in byte mode for high byte should take place before low byte otherwise it will give a different result.

Pulse-Width Modulator (S12PWM8B8CV2)

Clock A is used as an input to an 8-bit down counter. This down counter loads a user programmable scale value from the scale register (PWMSCLA). When the down counter reaches one, a pulse is output and the 8-bit counter is re-loaded. The output signal from this circuit is further divided by two. This gives a greater range with only a slight reduction in granularity. Clock SA equals clock A divided by two times the value in the PWMSCLA register.

NOTE

Clock SA = Clock A / (2 * PWMSCLA)

When PWMSCLA = 00, PWMSCLA value is considered a full scale value of 256. Clock A is thus divided by 512.

Similarly, clock B is used as an input to an 8-bit down counter followed by a divide by two producing clock SB. Thus, clock SB equals clock B divided by two times the value in the PWMSCLB register.

NOTE

Clock SB = Clock B / (2 * PWMSCLB)

When PWMSCLB = 00, PWMSCLB value is considered a full scale value of 256. Clock B is thus divided by 512.

As an example, consider the case in which the user writes \$FF into the PWMSCLA register. Clock A for this case will be bus clock divided by 4. A pulse will occur at a rate of once every 255x4 bus cycles. Passing this through the divide by two circuit produces a clock signal at an bus clock divided by 2040 rate. Similarly, a value of \$01 in the PWMSCLA register when clock A is bus clock divided by 4 will produce a clock at an bus clock divided by 8 rate.

Writing to PWMSCLA or PWMSCLB causes the associated 8-bit down counter to be re-loaded. Otherwise, when changing rates the counter would have to count down to \$01 before counting at the proper rate. Forcing the associated counter to re-load the scale register value every time PWMSCLA or PWMSCLB is written prevents this.

NOTE

Writing to the scale registers while channels are operating can cause irregularities in the PWM outputs.

17.4.1.3 Clock Select

Each PWM channel has the capability of selecting one of four clocks, clock A, clock SA, clock B or clock SB. The clock selection is done with the PCLKx control bits in the PWMCLK register and PCLKABx control bits in PWMCLKAB register. For backward compatibility consideration, the reset value of PWMCLK and PWMCLKAB configures following default clock selection.

For channels 0, 1, 4, and 5 the clock choices are clock A.

For channels 2, 3, 6, and 7 the clock choices are clock B.

NOTE

Changing clock control bits while channels are operating can cause irregularities in the PWM outputs.

Field	Description
3 RESERVED	Reserved — Bit 3 of IBSR is reserved for future use. A read operation on this bit will return 0.
2 SRW	 Slave Read/Write — When IAAS is set this bit indicates the value of the R/W command bit of the calling address sent from the master This bit is only valid when the I-bus is in slave mode, a complete address transfer has occurred with an address match and no other transfers have been initiated. Checking this bit, the CPU can select slave transmit/receive mode according to the command of the master. 0 Slave receive, master writing to slave 1 Slave transmit, master reading from slave
1 IBIF	 I-Bus Interrupt — The IBIF bit is set when one of the following conditions occurs: Arbitration lost (IBAL bit set) Data transfer complete (TCF bit set) Addressed as slave (IAAS bit set) It will cause a processor interrupt request if the IBIE bit is set. This bit must be cleared by software, writing a one to it. A write of 0 has no effect on this bit.
0 RXAK	 Received Acknowledge — The value of SDA during the acknowledge bit of a bus cycle. If the received acknowledge bit (RXAK) is low, it indicates an acknowledge signal has been received after the completion of 8 bits data transmission on the bus. If RXAK is high, it means no acknowledge signal is detected at the 9th clock. 0 Acknowledge received 1 No acknowledge received

Table 20-9. IBSR Field Descriptions (continued)

20.3.1.5 IIC Data I/O Register (IBDR)





In master transmit mode, when data is written to the IBDR a data transfer is initiated. The most significant bit is sent first. In master receive mode, reading this register initiates next byte data receiving. In slave mode, the same functions are available after an address match has occurred.Note that the Tx/Rx bit in the IBCR must correctly reflect the desired direction of transfer in master and slave modes for the transmission to begin. For instance, if the IIC is configured for master transmit but a master receive is desired, then reading the IBDR will not initiate the receive.

Reading the IBDR will return the last byte received while the IIC is configured in either master receive or slave receive modes. The IBDR does not reflect every byte that is transmitted on the IIC bus, nor can software verify that a byte has been written to the IBDR correctly by reading it back.

In master transmit mode, the first byte of data written to IBDR following assertion of MS/\overline{SL} is used for the address transfer and should com.prise of the calling address (in position D7:D1) concatenated with the required R/\overline{W} bit (in position D0).

Flash Module (S12ZFTMRZ)





MC912ZVL Family Reference Manual, Rev. 2.41

Flash Module (S12ZFTMRZ)

During the reset sequence, fields DPOPEN and DPS of the DFPROT register are loaded with the contents of the EEPROM protection byte in the Flash configuration field at global address 0xFF_FE0D located in P-Flash memory (see Table 22-3) as indicated by reset condition F in Table 22-24. To change the EEPROM protection that will be loaded during the reset sequence, the P-Flash sector containing the EEPROM protection byte must be unprotected, then the EEPROM protection byte must be programmed. If a double bit fault is detected while reading the P-Flash phrase containing the EEPROM protection byte must be to leave the EEPROM protection byte must be programmed. If a double bit fault is detected while reading the P-Flash phrase containing the EEPROM protection byte must be memory fully protected.

Trying to alter data in any protected area in the EEPROM memory will result in a protection violation error and the FPVIOL bit will be set in the FSTAT register. Block erase of the EEPROM memory is not possible if any of the EEPROM sectors are protected.

Field	Description
7	EEPROM Protection Control
DPOPEN	0 Enables EEPROM memory protection from program and erase with protected address range defined by DPS bits
	1 Disables EEPROM memory protection from program and erase
6–0 DPS[6:0]	EEPROM Protection Size — The DPS bits determine the size of the protected area in the EEPROM memory as shown in Table 22-24.

DPS[6:0]	Global Address Range	Protected Size			
0000000	0x10_0000 - 0x10_001F	32 bytes			
0000001	0x10_0000 - 0x10_003F	64 bytes			
0000010	0x10_0000 - 0x10_005F	96 bytes			
0000011	0x10_0000 – 0x10_007F	128 bytes			
0000100	0x10_0000 - 0x10_009F	160 bytes			
The Protection Size goes on enlarging in step of 32 bytes, for each DPS value increment					
0001111	0x10_0000 – 0x10_01FF	512 bytes			
0011111	0x10_0000 – 0x10_03FF	1K byte			
0111111	0x10_0000 – 0x10_07FF	2K bytes			
1111111	0x10_0000 - 0x10_0FFF	4K bytes			

Table 22-24. EEPROM Protection Address Range

The number of DPS bits depends on the size of the implemented EEPROM. The whole implemented EEPROM range can always be protected. Each DPS value increment increases the size of the protected range by 32-bytes. Thus to protect a 1 KB range DPS[4:0] must be set (protected range of 32 x 32 bytes).

22.4.7.3 Erase Verify P-Flash Section Command

The Erase Verify P-Flash Section command will verify that a section of code in the P-Flash memory is erased. The Erase Verify P-Flash Section command defines the starting point of the code to be verified and the number of phrases.

Register	FCCOB Parameters					
FCCOB0	0x03	Global address [23:16] of a P-Flash block				
FCCOB1	Global address [15:0] of the first phrase to be verified					
FCCOB2	Number of phrases to be verified					

Table 22-36. Erase Verify P-Flash Section Command FCCOB Requirements

Upon clearing CCIF to launch the Erase Verify P-Flash Section command, the Memory Controller will verify the selected section of Flash memory is erased. The CCIF flag will set after the Erase Verify P-Flash Section operation has completed. If the section is not erased, it means blank check failed, both MGSTAT bits will be set.

Register	Error Bit	Error Condition
		Set if CCOBIX[2:0] != 010 at command launch
		Set if command not available in current mode (see Table 22-28)
	ACCERR	Set if an invalid global address [23:0] is supplied see Table 22-2)
		Set if a misaligned phrase address is supplied (global address [2:0] != 000)
FSTAT		Set if the requested section crosses a the P-Flash address boundary
	FPVIOL	None
	MGSTAT1	Set if any errors have been encountered during the read or if blank check failed.
	MGSTAT0	Set if any non-correctable errors have been encountered during the read or if blank check failed.

Table 22-37. Erase Verify P-Flash Section Command Error Handling

22.4.7.4 Read Once Command

The Read Once command provides read access to a reserved 64 byte field (8 phrases) located in the nonvolatile information register of P-Flash. The Read Once field is programmed using the Program Once command described in Section 22.4.7.6. The Read Once command must not be executed from the Flash block containing the Program Once reserved field to avoid code runaway.

Register	FCCOB Parameters						
FCCOB0	0x04 Not Required						
FCCOB1	Read Once phrase index (0x0000 - 0x0007)						
FCCOB2	Read Once word 0 value						

maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level.

Num	Rating	Symbol	Min	Max	Unit
1	Voltage regulator and LINPHY supply voltage	V _{SUP}	-0.3	42	V
2	DC voltage on LIN	V _{LIN}	-32	42	V
3	Voltage Regulator Ballast Connection	V _{BCTL}	-0.3	42	V
4	Supplies VDDA, VDDX	V _{VDDACX}	-0.3	6	V
5	Voltage difference V _{DDX} to V _{DDA} ²	Δ_{VDDX}	-0.3	0.3	V
6	Voltage difference V_{SSX} to V_{SSA}	$\Delta_{\sf VSSX}$	-0.3	0.3	V
7	Digital I/O input voltage	V _{IN}	-0.3	6.0	V
8	HVI PL0 input voltage	V _{Lx}	-27	42.0	V
9	EXTAL, XTAL ³	V _{ILV}	-0.3	2.16	V
10	TEST input	V _{TEST}	-0.3	10.0	V
11	Instantaneous maximum current Single pin limit for all digital I/O pins ⁴	Ι _D	-25	+25	mA
12	Continuous current on LIN	I _{LIN}		± 200 ⁵	mA
13	Instantaneous maximum current on PP7	I _{PP7}	-80	+25	mA
14	Instantaneous maximum current on PP1, PP3 ⁶ and PP5 ⁶	I _{PP135}	-30	+80	mA
15	Instantaneous maximum current Single pin limit for EXTAL, XTAL	I _{DL}	-25	+25	mA
16	Storage temperature range	T _{stg}	-65	155	°C

Table A-3. Absolute Maximum Ratings¹

¹ Beyond absolute maximum ratings device might be damaged.

² VDDX and VDDA must be shorted

³ EXTAL, XTAL pins configured for external oscillator operation only

⁴ All digital I/O pins are internally clamped to V_{SSX} and V_{DDX} , or V_{SSA} and V_{DDA} .

⁵ The current on the LIN pin is internally limited. Therefore, it should not be possible to reach the 200mA anyway.

⁶ only applicable for PP3 and PP5 if pin VSSX2 is available

A.1.4 ESD Protection and Latch-up Immunity

All ESD testing is in conformity with CDF-AEC-Q100 stress test qualification for automotive grade integrated circuits. During the device qualification ESD stresses were performed for the Human Body Model (HBM) and the Charged-Device Model.

A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Package Information

NOTE

Not every combination is offered. Table 1-2 lists available derivatives. The mask identifier suffix and the Tape & Reel suffix are always both omitted from the partnumber which is actually marked on the device.





MC912ZVL Family Reference Manual, Rev. 2.41

O.16 0x06F0-0x06F7 BATS

Address	Name		Bit 7	6	5	4	3	2	1	Bit 0	
0x06F0	BATE	R	0	BVHS	BVLS	6[1:0]	BSUAE	BSUSE	0	0	
		vv									
	BATSR	R	0	0	0	0	0	0	BVHC	BVLC	
	DATOR	W									
		R	0	0	0	0	0	0			
0x06F2	BATIE	w	0	0	0	0	0	0	BVHIE	BVLIE	
		•••									
0,0652	BATIF	DATIC	R	0	0	0	0	0	0	D\/LIE	
000013		W							DVIII	DVLIF	
		R	0	0	0	0	0	0	0	0	
0x06F5	Reserved	w	0	0	0	0	0	0	0	U	
0x06F6 - 0x06F7	Reserved	R W	Reserved								

O.17 0x0700-0x0707 SCI0

Address	Name		Bit 7	6	5	4	3	2	1	Bit 0	
0x0700	SCI0BDH ¹	R W	SBR15	SBR14	SBR13	SBR12	SBR11	SBR10	SBR9	SBR8	
0x0701	SCI0BDL ¹	R W	SBR7	SBR6	SBR5	SBR4	SBR3	SBR2	SBR1	SBR0	
0x0702	SCI0CR1 ¹	R W	LOOPS	SCISWAI	RSRC	М	WAKE	ILT	PE	PT	
0.0700		R		0	0	0	0				
0x0700	SCIUASRI-	W	RXEDGIF					BERRV	BEKKIF	BKDIF	
0x0701	001040042	R	DVEDOIE	0	0	0	0	0	DEDDIE		
	SCIUACRIT	W	RXEDGIE						BEKKIE	BKDIE	
0x0702	SCI0ACR2 ²	R W	IREN	TNP1	TNP0	0	0	BERRM1	BERRM0	BKDFE	
0x0703	SCI0CR2	R W	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK	
0.0704	00100004	R	TDRE	TC	RDRF	IDLE	OR	NF	FE	PF	
0x0704	SCIUSR1	W									
0 0705	0.010.000	R		0	0	TYPOL	DVDQ	DDI///C	TYPE	RAF	
0x0705	SCI0SR2	CIUSR2 W	W	AMAP			IXPOL	RXPOL	BRK13	IXDIR	

O.17 0x0700-0x0707 SCI0 (continued)

Address	Name		Bit 7	6	5	4	3	2	1	Bit 0
0x0706	SCI0DRH	R	R8	Т8	0	0	0	0	0	0
		W								
0x0707	SCI0DRL	R	R7	R6	R5	R4	R3	R2	R1	R0
		W	Τ7	T6	T5	T4	Т3	T2	T1	Т0

1 These registers are accessible if the AMAP bit in the SCISR2 register is set to zero.

2 These registers are accessible if the AMAP bit in the SCISR2 register is set to one.

O.18 0x0710-0x0717 SCI1

Address	Name		Bit 7	6	5	4	3	2	1	Bit 0
0x0710	SCI1BDH ¹	R W	SBR15	SBR14	SBR13	SBR12	SBR11	SBR10	SBR9	SBR8
0x0711	SCI1BDL ¹	R W	SBR7	SBR6	SBR5	SBR4	SBR3	SBR2	SBR1	SBR0
0x0712	SCI1CR1 ¹	R W	LOOPS	SCISWAI	RSRC	М	WAKE	ILT	PE	PT
0x0710	SCI1ASR1 ²	R W	RXEDGIF	0	0	0	0	BERRV	BERRIF	BKDIF
0x0711	SCI1ACR1 ²	R W	RXEDGIE	0	0	0	0	0	BERRIE	BKDIE
0x0712	SCI1ACR2 ²	R W	IREN	TNP1	TNP0	0	0	BERRM1	BERRM0	BKDFE
0x0713	SCI1CR2	R W	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK
0x0714	SCI1SR1	R	TDRE	TC	RDRF	IDLE	OR	NF	FE	PF
		W								
0x0715	SCI1SR2	R W	AMAP	0	0	TXPOL	RXPOL	BRK13	TXDIR	RAF
0x0716	SCI1DRH	R W	R8	Т8	0	0	0	0	0	0
0x0717	SCI1DRL	R	R7	R6	R5	R4	R3	R2	R1	R0
		W	T7	T6	T5	T4	Т3	T2	T1	Т0

1 These registers are accessible if the AMAP bit in the SCISR2 register is set to zero.

2 These registers are accessible if the AMAP bit in the SCISR2 register is set to one.