



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	S12Z
Core Size	16-Bit
Speed	32MHz
Connectivity	CANbus, I ² C, IrDA, LINbus, SCI, SPI, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	19
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	5.5V ~ 18V
Data Converters	A/D 6x10b; D/A 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/s912zvla12f0mlcr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Figure 1-2. MC9S12ZVL-Family Global Memory Map. (See Table 1-2 for individual device details)

MC912ZVL Family Reference Manual, Rev. 2.41

2.3.2.5 Module Routing Register 4 (MODRR4)



Table 2-7. MODRR4 Routing Register Field Descriptions

Field	Description
1-0	Module Routing Register — TIM0 IC3 routing
T0IC3RR1-0	One out of four different sources can be selected as input to timer channel 3.
	11 TIM0 input capture channel 3 is connected to ACLK
	10 TIM0 input capture channel 3 is connected to RXD1
	01 TIM0 input capture channel 3 is connected to RXD0
	00 TIM0 input capture channel 3 is connected to pin selected by MODRR2[T0C3RR]

4.3.2.2 Error Code Register (MMCECH, MMCECL)

Address: 0x0080 (MMCECH)



Figure 4-5. Error Code Register (MMCEC)

Read: Anytime

Write: Write of 0xFFFF to MMCECH:MMCECL resets both registers to 0x0000

Field	Description	
7-4 (MMCECH) ITR[3:0]	Initiator Field — The ITR[3:0] bits capture the initiator which caused the access violation. The initiator is captured in form of a 4 bit value which is assigned as follows: 0:none (no error condition detected) 1:S12ZCPU 2:reserved 3:ADC 4-15: reserved	
3-0 (MMCECH) TGT[3:0]	Target Field — The TGT[3:0] bits capture the target of the faulty access. The target is captured in form of a 4 bit value which is assigned as follows: 0:none 1:register space 2:RAM 3:EEPROM 4:program flash 5:IFR 6-15: reserved	

Table 4-5. MMCECH and MMCECL Field Descriptions

Active Background

5.4.4.8 GO_UNTIL





This command is used to exit active BDM and begin (or resume) execution of application code. The CPU pipeline is flushed and refilled before normal instruction execution resumes. Prefetching begins at the current address in the PC. If any register (such as the PC) is altered by a BDC command whilst in BDM, the updated value is used when prefetching resumes.

After resuming application code execution, if ACK is enabled, the BDC awaits a return to active BDM before driving an ACK pulse. timeouts do not apply when awaiting a GO_UNTIL command ACK.

If a GO_UNTIL is not acknowledged then a SYNC command must be issued to end the pending GO_UNTIL.

If a GO_UNTIL command is issued whilst BDM is inactive, an illegal command response is returned and the ILLCMD bit is set.

If ACK handshaking is disabled, the GO_UNTIL command is identical to the GO command.

5.4.4.9 NOP



Active Background

NOP performs no operation and may be used as a null command where required.

5.4.4.10 READ_Rn

Read CPU register

Active Background

0x60+CRN		Data [31-24]	Data [23-16]	Data [15-8]	Data [7-0]
host \rightarrow target	D A C K	target → host	target → host	target → host	target → host

This command reads the selected CPU registers and returns the 32-bit result. Accesses to CPU registers are always 32-bits wide, regardless of implemented register width. Bytes that are not implemented return zero. The register is addressed through the CPU register number (CRN). See Section 5.4.5.1, "BDC

MC912ZVL Family Reference Manual, Rev. 2.41

Figure 9-2 shows a block diagram of the XOSCLCP.



Figure 9-2. XOSCLCP Block Diagram

9.3.2.11 S12CPMU_UHV RTI Control Register (CPMURTI)

This register selects the time-out period for the Real Time Interrupt.

The clock source for the RTI is either IRCCLK or OSCCLK depending on the setting of the RTIOSCSEL bit. In Stop Mode with PSTP=1 (Pseudo Stop Mode) and RTIOSCSEL=1 the RTI continues to run, else the RTI counter halts in Stop Mode.

Module Base + 0x000B

	7	6	5	4	3	2	1	0
R W	RTDEC	RTR6	RTR5	RTR4	RTR3	RTR2	RTR1	RTR0
Reset	0	0	0	0	0	0	0	0

Figure 9-14. S12CPMU_UHV RTI Control Register (CPMURTI)

Read: Anytime

Write: Anytime

NOTE

A write to this register starts the RTI time-out period. A change of the RTIOSCSEL bit (writing a different value or loosing UPOSC status) re-starts the RTI time-out period.

Table 9-11.	CPMURTI Fi	eld Descriptions
-------------	-------------------	------------------

Field	Description
7 RTDEC	 Decimal or Binary Divider Select Bit — RTDEC selects decimal or binary based prescaler values. 0 Binary based divider value. See Table 9-12 1 Decimal based divider value. See Table 9-13
6–4 RTR[6:4]	Real Time Interrupt Prescale Rate Select Bits — These bits select the prescale rate for the RTI.See Table 9-12 and Table 9-13.
3–0 RTR[3:0]	Real Time Interrupt Modulus Counter Select Bits — These bits select the modulus counter target value to provide additional granularity. Table 9-12 and Table 9-13 show all possible divide values selectable by the CPMURTI register.

S12 Clock, Reset and Power Management Unit (S12CPMU_UHV)

S12 Clock, Reset and Power Management Unit (S12CPMU_UHV)

9.4.3 Stop Mode using PLLCLK as source of the Bus Clock

An example of what happens going into Stop Mode and exiting Stop Mode after an interrupt is shown in Figure 9-39. Disable PLL Lock interrupt (LOCKIE=0) before going into Stop Mode.



Depending on the COP configuration there might be an additional significant latency time until COP is active again after exit from Stop Mode due to clock domain crossing synchronization. This latency time occurs if COP clock source is ACLK and the CSAD bit is set (please refer to CSAD bit description for details).

9.4.4 Full Stop Mode using Oscillator Clock as source of the Bus Clock

An example of what happens going into Full Stop Mode and exiting Full Stop Mode after an interrupt is shown in Figure 9-40.

Disable PLL Lock interrupt (LOCKIE=0) and oscillator status change interrupt (OSCIE=0) before going into Full Stop Mode.

Analog-to-Digital Converter (ADC12B_LBA)

10.4 Signal Description

This section lists all inputs to the ADC12B_LBA block.

10.4.1 Detailed Signal Descriptions

10.4.1.1 ANx (x = n,..., 2, 1, 0)

This pin serves as the analog input Channel *x*. The maximum input channel number is *n*. Please refer to the device reference manual for the maximum number of input channels.

10.4.1.2 VRH_0, VRH_1, VRH_2, VRL_0, VRL_1

VRH_0/1/2 are the high reference voltages, VRL0/1 are the low reference voltages for a ADC conversion selectable on a conversion command basis. Please refer to the device overview information for availability and connectivity of these pins.

VRH_2 is only available on ADC12B_LBA V3.

VRL_1 is only available on ADC12B_LBA V1 and V2.

See also Table 10-2.

10.4.1.3 VDDA, VSSA

These pins are the power supplies for the analog circuitry of the ADC12B_LBA block.

10.6 Functional Description

10.6.1 Overview

The ADC12B_LBA consists of an analog sub-block and a digital sub-block. It is a successive approximation analog-to-digital converter including a sample-and-hold mechanism and an internal charge scaled C-DAC (switched capacitor scaled digital-to-analog converter) with a comparator to realize the successive approximation algorithm.

10.6.2 Analog Sub-Block

The analog sub-block contains all analog circuits (sample and hold, C-DAC, analog Comparator, and so on) required to perform a single conversion. Separate power supplies VDDA and VSSA allow noise from the MCU circuitry to be isolated from the analog sub-block for improved accuracy.

10.6.2.1 Analog Input Multiplexer

The analog input multiplexers connect one of the external or internal analog input channels to the sample and hold storage node.

10.6.2.2 Sample and Hold Machine with Sample Buffer Amplifier

The Sample and Hold Machine controls the storage and charge of the storage node (sample capacitor) to the voltage level of the analog signal at the selected ADC input channel. This architecture employs the advantage of reduced crosstalk between channels.

The sample buffer amplifier is used to raise the effective input impedance of the A/D machine, so that external components (higher bandwidth or higher impedance connected as specified) are less significant to accuracy degradation.

During the sample phase, the analog input connects first via a sample buffer amplifier with the storage node always for two ADC clock cycles ("Buffer" sample time). For the remaining sample time ("Final" sample time) the storage node is directly connected to the analog input source. Please see also Figure 10-28 for illustration and the Appendix of the device reference manual for more details.

The input analog signals are unipolar and must be within the potential range of VSSA to VDDA. During the hold process, the analog input is disconnected from the storage node.



Figure 10-28. Sampling and Conversion Timing Example (8-bit Resolution, 4 Cycle Sampling)

MC912ZVL Family Reference Manual, Rev. 2.41

10.9.10 Fully Timing Controlled Conversion

As described previously, in "Trigger Mode" a Restart Event automatically causes a trigger. To have full and precise timing control of the beginning of any conversion/sequence the "Restart Mode" is available. In "Restart Mode" a Restart Event does not cause a Trigger automatically; instead, the Trigger must be issued separately and with correct timing, which means the Trigger is not allowed before the Restart Event (conversion command loading) is finished (bit RSTA=1'b0 again). The time required from Trigger until sampling phase starts is given (refer to Section 10.5.2.6, "ADC Conversion Flow Control Register (ADCFLWCTL), Timing considerations) and hence timing is fully controllable by the application. Additionally, if a Trigger occurs before a Restart Event is finished, this causes the TRIG_EIF flag being set. This allows detection of false flow control sequences.



Figure 10-44. Conversion Flow Control Diagram — Fully Timing Controlled Conversion (with Stop Mode)

Unlike the Stop Mode entry shown in Figure 10-43 and Figure 10-44 it is recommended to issue the Stop Mode at sequence boundaries (when ADC is idle and no conversion/conversion sequence is ongoing).

Any of the Conversion flow control application use cases described above (Continuous, Triggered, or Fully Timing Controlled Conversion) can be used with CSL single buffer mode or with CSL double buffer mode. If using CSL double buffer mode, CSL swapping is performed by issuing a Restart Event with bit LDOK set.

11.2.3 Block Diagram



Figure 11-1. DAC_8B5V Block Diagram

11.3 External Signal Description

This section lists the name and description of all external ports.

11.3.1 DACU Output Pin

This analog pin drives the unbuffered analog output voltage from the DAC resistor network output, if the according mode is selected, see register bit DACM[2:0].

11.3.2 AMP Output Pin

This analog pin is used for the buffered analog output voltage from the operational amplifier output, if the according mode is selected, see register bit DACM[2:0].

11.3.3 AMPP Input Pin

This analog input pin is used as input signal for the operational amplifier positive input pin, if the according mode is selected, see register bit DACM[2:0].

NOTE

The CANCTL0 register, except WUPE, INITRQ, and SLPRQ, is held in the reset state when the initialization mode is active (INITRQ = 1 and INITAK = 1). This register is writable again as soon as the initialization mode is exited (INITRQ = 0 and INITAK = 0).

Table 13-3. CANCTL0 Register Field Descriptions

Field	Description
7 RXFRM	 Received Frame Flag — This bit is read and clear only. It is set when a receiver has received a valid message correctly, independently of the filter configuration. After it is set, it remains set until cleared by software or reset. Clearing is done by writing a 1. Writing a 0 is ignored. This bit is not valid in loopback mode. 0 No valid message was received since last clearing this flag 1 A valid message was received since last clearing of this flag
6 RXACT	 Receiver Active Status — This read-only flag indicates the MSCAN is receiving a message¹. The flag is controlled by the receiver front end. This bit is not valid in loopback mode. 0 MSCAN is transmitting or idle 1 MSCAN is receiving a message (including when arbitration is lost)
5 CSWAI ²	 CAN Stops in Wait Mode — Enabling this bit allows for lower power consumption in wait mode by disabling all the clocks at the CPU bus interface to the MSCAN module. 0 The module is not affected during wait mode 1 The module ceases to be clocked during wait mode
4 SYNCH	 Synchronized Status — This read-only flag indicates whether the MSCAN is synchronized to the CAN bus and able to participate in the communication process. It is set and cleared by the MSCAN. 0 MSCAN is not synchronized to the CAN bus 1 MSCAN is synchronized to the CAN bus
3 TIME	Timer Enable — This bit activates an internal 16-bit wide free running timer which is clocked by the bit clock rate. If the timer is enabled, a 16-bit time stamp will be assigned to each transmitted/received message within the active TX/RX buffer. Right after the EOF of a valid message on the CAN bus, the time stamp is written to the highest bytes (0x000E, 0x000F) in the appropriate buffer (see Section 13.3.3, "Programmer's Model of Message Storage"). In loopback mode no receive timestamp is generated. The internal timer is reset (all bits set to 0) when disabled. This bit is held low in initialization mode. 0 Disable internal MSCAN timer 1 Enable internal MSCAN timer
2 WUPE ³	 Wake-Up Enable — This configuration bit allows the MSCAN to restart from sleep mode or from power down mode (entered from sleep) when traffic on CAN is detected (see Section 13.4.5.5, "MSCAN Sleep Mode"). This bit must be configured before sleep mode entry for the selected function to take effect. 0 Wake-up disabled — The MSCAN ignores traffic on CAN 1 Wake-up enabled — The MSCAN is able to restart

13.5 Initialization/Application Information

13.5.1 MSCAN initialization

The procedure to initially start up the MSCAN module out of reset is as follows:

- 1. Assert CANE
- 2. Write to the configuration registers in initialization mode
- 3. Clear INITRQ to leave initialization mode

If the configuration of registers which are only writable in initialization mode shall be changed:

- 1. Bring the module into sleep mode by setting SLPRQ and awaiting SLPAK to assert after the CAN bus becomes idle.
- 2. Enter initialization mode: assert INITRQ and await INITAK
- 3. Write to the configuration registers in initialization mode
- 4. Clear INITRQ to leave initialization mode and continue

Chapter 21 LIN Physical Layer (S12LINPHYV2)

Rev. No. (Item No.)	Date (Submitted By)	Sections Affected	Substantial Change(s)
V02.11	19 Sep 2013	All	 Removed preliminary note. Fixed grammar and spelling throughout the document.
V02.12	20 Sep 2013	Standby Mode	- Clarified Standby mode behavior.
V02.13	8 Oct 2013	All	- More grammar, spelling, and formating fixes throughout the document.

Table 21-1. Revision History Table

21.1 Introduction

The LIN (Local Interconnect Network) bus pin provides a physical layer for single-wire communication in automotive applications. The LIN Physical Layer is designed to meet the LIN Physical Layer 2.2 specification from LIN consortium.

21.1.1 Features

The LIN Physical Layer module includes the following distinctive features:

- Compliant with LIN Physical Layer 2.2 specification.
- Compliant with the SAE J2602-2 LIN standard.
- Standby mode with glitch-filtered wake-up.
- Slew rate selection optimized for the baud rates: 10.4 kbit/s, 20 kbit/s and Fast Mode (up to 250 kbit/s).
- Switchable 34 k Ω /330 k Ω pullup resistors (in shutdown mode, 330 k Ω only)
- Current limitation for LIN Bus pin falling edge.
- Overcurrent protection.
- LIN TxD-dominant timeout feature monitoring the LPTxD signal.
- Automatic transmitter shutdown in case of an overcurrent or TxD-dominant timeout.
- Fulfills the OEM "Hardware Requirements for LIN (CAN and FlexRay) Interfaces in Automotive Applications" v1.3.

The LIN transmitter is a low-side MOSFET with current limitation and overcurrent transmitter shutdown. A selectable internal pullup resistor with a serial diode structure is integrated, so no external pullup components are required for the application in a slave node. To be used as a master node, an external

MC9S12ZVL Family Reference Manual, Rev. 2.41

Field	Description
7 LPDTIE	 LIN transmitter TxD-dominant timeout Interrupt Enable — 0 Interrupt request is disabled. 1 Interrupt is requested if LPDTIF bit is set.
6 LPOCIE	LIN transmitter Overcurrent Interrupt Enable — 0 Interrupt request is disabled. 1 Interrupt is requested if LPOCIF bit is set.

Table 21-8. LPIE Field Description

21.3.2.8 LIN Interrupt Flags Register (LPIF)



¹ Read: Anytime

Write: Writing '1' clears the flags, writing a '0' has no effect

Table 21-9. LPIF Field Description

Field	Description
7 LPDTIF	LIN Transmitter TxD-dominant timeout Interrupt Flag — LPDTIF is set to 1 when LPTxD is still dominant (0) after t _{TDLIM} of the falling edge of LPTxD. For protection, the transmitter is disabled. This flag can only be cleared by writing a 1. Writing a 0 has no effect. Please make sure that LPDTIF=1 before trying to clear it. Clearing LPDTIF is not allowed if LPDTIF=0 already. If the LPTxD is still dominant after clearing the flag, the transmitter stays disabled and this flag is set again (see 21.4.4.2 TxD-dominant timeout Interrupt). If interrupt requests are enabled (LPDTIE=1), LPDTIF causes an interrupt request. 0 No TxD-dominant timeout has occurred. 1 A TxD-dominant timeout has occurred.
6 LPOCIF	LIN Transmitter Overcurrent Interrupt Flag — LPOCIF is set to 1 when an overcurrent event happens. For protection, the transmitter is disabled. This flag can only be cleared by writing a 1. Writing a 0 has no effect. Please make sure that LPOCIF=1 before trying to clear it. Clearing LPOCIF is not allowed if LPOCIF=0 already. If the overcurrent is still present or LPTxD is dominant after clearing the flag, the transmitter stays disabled and this flag is set again (see21.4.4.1 Overcurrent Interrupt). If interrupt requests are enabled (LPOCIE= 1), LPOCIF causes an interrupt request. 0 No overcurrent event has occurred. 1 Overcurrent event has occurred.

Protection Update Selection code [1:0]	Protection register selection
bit 1	Update EEPROM protection 0 - keep unchanged (do not update) 1 - update EEPROM protection with new DFPROT value loaded on FCCOB

If the comparison key successfully matches the key programmed in the Flash Configuration Field the Protection Override command will preserve the current values of registers FPROT and DFPROT stored in an internal area and will override these registers as selected by the Protection Update Selection field with the value(s) loaded on FCCOB parameters. The new values loaded into FPROT and/or DFPROT can reconfigure protection without any restriction (by increasing, decreasing or disabling protection limits). If the command executes successfully the FPSTAT FPOVRD bit will set.

If the comparison key does not match the key programmed in the Flash Configuration Field, or if the key loaded on FCCOB is 16'hFFFF, the value of registers FPROT and DFPROT will be restored to their original contents before executing the Protection Override command and the FPSTAT FPOVRD bit will be cleared. If the contents of the Protection Override Comparison Key in the Flash Configuration Field is left in the erased state (i.e. 16'hFFFF) the Protection Override feature is permanently disabled. If the command execution is flagged as an error (ACCERR being set for incorrect command launch) the values of FPROT and DFPROT will not be modified.

The Protection Override command can be called multiple times and every time it is launched it will preserve the current values of registers FPROT and DFPROT in a single-entry buffer to be restored later; when the Protection Override command is launched to restore FPROT and DFPROT these registers will assume the values they had before executing the Protection Override command on the last time. If contents of FPROT and/or DFPROT registers were modified by direct register writes while protection is overridden these modifications will be lost. Running Protection Override command to restore the contents of registers FPROT and DFPROT will not force them to the reset values.

Register	Error Bit	Error Condition
FSTAT		Set if CCOBIX[2:0] != (001, 010 or 011) at command launch.
		Set if command not available in current mode (see Table 22-28).
	ACCERR	Set if protection is supposed to be restored (if key does not match or is invalid) and Protection Override command was not run previously (bit FPSTAT FPOVRD is 0), so there are no previous valid values of FPROT and DFPROT to be re-loaded.
		Set if Protection Update Selection[1:0] = 00 (in case of CCOBIX[2:0] = 010 or 011)
		Set if Protection Update Selection[1:0] = 00, CCOBIX[2:0] = 001 and a valid comparison key is loaded as a command parameter.
	FPVIOL	None
	MGSTAT1	None
	MGSTAT0	None

Table 22-69. Protection Override Command Error Handling

A.1.8.1 Measurement Conditions

Current is measured on VSUP. VDDX is connected to VDDA. It does not include the current to drive external loads. Unless otherwise noted the currents are measured in special single chip mode and the CPU code is executed from RAM. For Run and Wait current measurements PLL is on and the reference clock is the IRC1M trimmed to 1MHz. The bus clock frequency is set to the max value of 32MHz. Table A-13, Table A-14 and Table A-15 show the configuration of the CPMU module and the peripherals for Run, Wait and Stop current measurement.

CPMU REGISTER	Bit settings/Conditions
CPMUCLKS	PLLSEL=0, PSTP=1, CSAD=0, PRE=PCE=RTIOSCSEL=1 COPOSCSEL[1:0]=01
CPMUOSC	OSCE=1, External Square wave on EXTAL f _{EXTAL} =4MHz, V _{IH} = 1.8V, V _{IL} =0V
CPMURTI	RTDEC=0, RTR[6:4]=111, RTR[3:0]=1111;
CPMUCOP	WCOP=1, CR[2:0]=111

Table A-13. CPMU Configuration for Pseudo Stop Current Measurement

Table A-14. CPMU Configuration	for Run/Wait and Full	Stop Current Measurement
--------------------------------	-----------------------	---------------------------------

CPMU REGISTER	Bit settings/Conditions
CPMUSYNR	VCOFRQ[1:0]= 1,SYNDIV[5:0] = 31
CPMUPOSTDIV	POSTDIV[4:0]=0
CPMUCLKS	PLLSEL=1, CSAD=0
CPMUOSC	OSCE=0, Reference clock for PLL is f _{ref} =f _{irc1m} trimmed to 1MHz
	API settings for STOP current measurement
CPMUAPICTL	APIEA=0, APIFE=1, APIE=0
CPMUACLKTR	trimmed to >=20Khz
CPMUAPIRH/RL	set to 0xFFFF

Table A-15. Peripheral Configurations for Run & Wait Current Measurement

Peripheral	Configuration			
SCI	Continuously transmit data (0x55) at speed of 19200 baud			

Appendix B CPMU Electrical Specifications (VREG, OSC, IRC, PLL)

VREG Electrical Specifications B.1

Table B-1. Voltage Regulator Electrical Characteristics

-40°C	$40^{\circ}C \le T_J \le 175^{\circ}C$ unless noted otherwise, V_{DDA} and V_{DDX} must be shorted on the application board.								
Num	Characteristic	Symbol	Min	Typical	Max	Unit			
1	Input Voltages	V _{SUP}	3.5	—	40	V			
ZVL(S	VL(S)32/16/8 only								
2a	Output Voltage V_{DDX} , with external PNP Full Performance Mode $V_{SUP} >=6V^1$ Full Performance Mode 5.5V <= $V_{SUP} <=6V$ Full Performance Mode 3.5V <= $V_{SUP} <=5.5V$ Reduced Performance Mode (stopmode) $V_{SUP} > =3.5V$	V _{DDX}	4.85 4.50 3.13 2.5	5.0 5.0 - 5.0	5.15 5.25 5.25 5.75	>			
2b	Output Voltage V_{DDX} , without external PNP Full Performance Mode $V_{SUP} >=6V^1$ Full Performance Mode 5.5V <= $V_{SUP} <=6V$ Full Performance Mode 3.5V <= $V_{SUP} <=5.5V$ Reduced Performance Mode (stopmode) $V_{SUP} > =3.5V$	V _{DDX}	4.80 4.50 3.13 2.5	4.95 4.95 - 5.0	5.10 5.20 5.20 5.75	V			
3	Load Current V _{DDX} ^{2,3} without external PNP Full Performance Mode V _{SUP} > 6V Full Performance Mode 3.5V <= V _{SUP} <=6V Reduced Performance Mode (stopmode)	I _{DDX}	0 0 0	- - -	70 25 5	mA			
VDDX	=5V, VREG5VEN = 1'b1, ZVL(A)128/96/64 only								
4a	Output Voltage V_{DDX} , with external PNP Full Performance Mode $V_{SUP} >=6V^1$ Full Performance Mode $V_{SUP} >=6V^4$ Full Performance Mode $5.5V \le V_{SUP} \le 6V$ Full Performance Mode $3.5V \le V_{SUP} \le 5.5V$ Reduced Performance Mode (stopmode) $V_{SUP} > =3.5V$	V _{DDX}	4.85 4.90 4.50 3.13 2.2	5.0 5.0 5.0 - 5.0	5.15 5.10 5.25 5.25 5.75	V			
4b	Output Voltage V_{DDX} , without external PNP Full Performance Mode $V_{SUP} \ge 6V^1$ Full Performance Mode $V_{SUP} \ge 6V^4$ Full Performance Mode $5.5V \le V_{SUP} \le 6V$ Full Performance Mode $3.5V \le V_{SUP} \le 5.5V$ Reduced Performance Mode (stopmode) $V_{SUP} \ge 3.5V$	V _{DDX}	4.80 4.85 4.50 3.13 2.2	4.95 4.95 4.95 - 5.0	5.10 5.05 5.20 5.20 5.75	V			
5	Load Current $V_{DDX}^{2,3}$ without external PNP Full Performance Mode $V_{SUP} > 6V$ Full Performance Mode 3.5V <= $V_{SUP} <=6V$ Reduced Performance Mode (stopmode)	I _{DDX}	0 0 0	- - -	70 25 5	mA			

Appendix O Detailed Register Address Map

Table O-1. Revision History Table

Revision Number	Revision Date	Description Of Changes						
0.05	5 September 2013	Corrected TIM0 and TIM1 register listings						
0.06	10 July 2014	10 July 2014 Corrected LINPHY0 register listing						
0.07	14 August 2014	Corrected LINPHY0 register listing						
0.08	12 May 2015	Add missing modules PGA, DAC, PWM1, ACMP						

The following tables show the detailed register map of the MC9S12ZVL-Family.

NOTE

Smaller derivatives within the MC9S12ZVL-Family feature a subset of the listed modules.

O.1 0x0000-0x0003 Part ID

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x0000	PARTID0	R	0	0	0	0	0	1	0	0
		W								
0x0001	PARTID1	R	0	0	0	1	0	1	1	1
		W								
0x0002	PARTID2	R	0	0	0	0	0	0	0	0
		W								
0v0003	PARTID3	R				Revision D	Dependent			
0,0000		W								

O.2 0x0010-0x001F S12ZINT

Address	Name		Bit 7	6	5	4	3	2	1	Bit 0
0x0010		R W				IVB_ADI	DR[15:8]			
0x0011	IVBR R IVB_ADDR[7:1]							0		
0x0017	INT_CFADDR	R W	0	0 INT_CFADDR[6:3]				0	0	0
0x0018	INT_CFDATA0	R W	0	0	0	0	0	F]	
0x0019	INT_CFDATA1	R W	0	0	0	0	0	PRIOLVL[2:0]]

MC912ZVL Family Reference Manual, Rev. 2.41