



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART, USB
Peripherals	DMA, I ² S, POR, PWM, WDT
Number of I/O	24
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 8x12b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-UFQFN Exposed Pad
Supplier Device Package	32-UFQFPN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f302k8u6tr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Contents

1	Introc	duction	
2	Desci	ription .	
3	Funct	verview	
	3.1	ARM [®] (Cortex [®] -M4 core with FPU, embedded Flash and SRAM 13
	3.2	Memori	es 13
		3.2.1	Embedded Flash memory13
		3.2.2	Embedded SRAM
	3.3	Boot mo	odes
	3.4	Cyclic re	edundancy check calculation unit (CRC)
	3.5	Power r	nanagement
		3.5.1	Power supply schemes
		3.5.2	Power supply supervisor
		3.5.3	Voltage regulator
		3.5.4	Low-power modes
	3.6	Intercor	nect matrix
	3.7	Clocks a	and startup
	3.8	General	I-purpose inputs/outputs (GPIOs) 19
	3.9	Direct m	nemory access (DMA) 19
	3.10	Interrup	ts and events
		3.10.1	Nested vectored interrupt controller (NVIC)
	3.11	Fast and	alog-to-digital converter (ADC) 20
		3.11.1	Temperature sensor
		3.11.2	Internal voltage reference (V _{REFINT})
		3.11.3	V _{BAT} battery voltage monitoring
	3.12	Digital-t	o-analog converter (DAC) 21
	3.13	Operatio	onal amplifier (OPAMP) 21
	3.14	Ultra-fas	st comparators (COMP) 22
	3.15	Timers a	and watchdogs
		3.15.1	Advanced timer (TIM1)
		3.15.2	General-purpose timers (TIM2, TIM15, TIM16, TIM17)
		3.15.3	Basic timer (TIM6)



Peripheral		STM32F302Kx		STM32F302Cx		STM32F302Rx	
Flash (Kbytes)	32	64	32	64	32	64	
SRAM (Kbytes)			1	1	16	1	1
	Advanced control			1 (1	6-bit)		
	General purpose			3 (1 1 (3	6-bit) 2 bit)		
	Basic				, 1		
Timers	SysTick timer				1		
	Watchdog timers (independent, window)				2		
	PWM channels (all) ⁽¹⁾	1	6		1	8	
	PWM channels (except complementary)	1	0		1	2	
	SPI/I2S			1	2		
	I ² C	3					
Comm. interfaces	USART	2 3					
	USB 2.0 FS	1					
	CAN 2.0B	1					
GRIOS	Normal I/Os (TC, TTa)		9	2	20	:	26
GFIOS	5-Volt tolerant I/Os (FT, FT1)	1	15	1	17	:	25
DMA channels		7					
Capacitive sensing	channels	1	3	1	17		18
12-bit ADC Number of channels			1 8		1 11		1 15
12-bit DAC channe	els				1		
Analog comparator			2		3		3
Operational amplifier		1					
CPU frequency	72 MHz						
Operating voltage		2.0 to 3.6 V					
Operating temperature		Ambient operating temperature: - 40 to 85 °C / - 40 to 105 °C Junction temperature: - 40 to 125 °C					
Packages		UFQI	PN32	LQF WLC	P48, SP49	LQI	FP64

Table 1. STM32F302x6/8 device features and peripheral counts

1. This total number considers also the PWMs generated on the complementary output channels.









The RTC is an independent BCD timer/counter. It supports the following features:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format.
- Automatic correction for 28, 29 (leap year), 30, and 31 days of the month.
- Two programmable alarms with wake up from Stop and Standby mode capability.
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal inaccuracy.
- Two anti-tamper detection pins with programmable filter. The MCU can be woken up from Stop and Standby modes on tamper event detection.
- Timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event. The MCU can be woken up from Stop and Standby modes on timestamp event detection.
- 17-bit Auto-reload counter for periodic interrupt with wakeup from STOP/STANDBY capability.

The RTC clock sources can be:

- A 32.768 kHz external crystal
- A resonator or oscillator
- The internal low-power RC oscillator (typical frequency of 40 kHz)
- The high-speed external clock divided by 32.



mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency.

Refer to *Table 8* for the features available in SPI2 and SPI3.

SPI features ⁽¹⁾	SPI2	SPI3			
Hardware CRC calculation	Х	Х			
Rx/Tx FIFO	Х	Х			
NSS pulse mode	Х	Х			
I2S mode	Х	Х			
TI mode	Х	Х			

Table 8. STM32F302	x6/8 SPI/I2S	implementation
--------------------	--------------	----------------

1. X = supported.

3.20 Controller area network (CAN)

The CAN is compliant with specifications 2.0A and B (active) with a bit rate up to 1 Mbit/s. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. It has three transmit mailboxes, two receive FIFOs with 3 stages and 14 scalable filter banks.

3.21 Universal serial bus (USB)

The STM32F302x6 STM32F302x8 embeds a full-speed USB device peripheral compliant with the USB specification version 2.0. The USB interface implements a full-speed (12 Mbit/s) function interface with added support for USB 2.0 Link Power Management. It has software-configurable endpoint setting with packet memory up-to 1 KB (the last 256 bytes are used for CAN peripheral if enabled) and suspend/resume support. It requires a precise 48 MHz clock which is generated from the internal main PLL (the clock source must use an HSE crystal oscillator).

3.22 Touch sensing controller (TSC)

The STM32F302x6/8 devices provide a simple solution for adding capacitive sensing functionality to any application. These devices offer up to 18 capacitive sensing channels distributed over 6 analog I/O groups.

Capacitive sensing technology is able to detect the presence of a finger near a sensor which is protected from direct touch by a dielectric (for example glass, plastic). The capacitive variation introduced by the finger (or any conductive object) is measured using a proven implementation based on a surface charge transfer acquisition principle. It consists of charging the sensor capacitance and then transferring a part of the accumulated charges into a sampling capacitor until the voltage across this capacitor has reached a specific threshold. To limit the CPU bandwidth usage this acquisition is directly managed by the hardware touch sensing controller and only requires few external components to operate.



36/138

_	Table 12. STM32F302x6/8 pin definitions								
	Pin Numbe								
UQFN32	WLCSP49	LQFP48	LQFP64	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	B6	1	1	VBAT	S	-	-	Backup po	wer supply
-	D5	2	2	PC13 ⁽¹⁾ TAMPER1 WKUP2 (PC13)	I/O	тс	(1)	TIM1_CH1N	WKUP2, RTC_TAMP1, RTC_TS, RTC_OUT
-	C7	3	3	PC14 ⁽¹⁾ OSC32_IN (PC14)	I/O	тс	(1)	-	OSC32_IN
-	C6	4	4	PC15 ⁽¹⁾ OSC32_OUT (PC14)	I/O	тс	(1)	-	OSC32_OUT
2	D7	5	5	PF0 OSC_IN (PF0)	I/O	FTf	-	I2C2_SDA, SPI2_NSS/I2S2_WS, TIM1_CH3N	OSC_IN
3	D6	6	6	PF1 OSC_OUT (PF1)	0	FTf	-	I2C2_SCL, SPI2_SCK/I2S2_CK	OSC_OUT
4	E7	7	7	NRST	I/O	RST	-	Device reset input/interna	I reset output (active low)
-	-	-	8	PC0	I/O	ТТа	-	EVENTOUT, TIM1_CH1	ADC1_IN6
-	-	-	9	PC1	I/O	ТТа	-	EVENTOUT, TIM1_CH2	ADC1_IN7
-	-	-	10	PC2	I/O	ТТа	-	EVENTOUT, TIM1_CH3	ADC1_IN8
-	-	-	11	PC3	I/O	ТТа	-	EVENTOUT, TIM1_CH4, TIM1_BKIN2	ADC1_IN9
6	E6	8	12	VSSA/VREF-	S	-	-	Analog ground/Negat	ive reference voltage
5	A6	9	13	VDDA/VREF+	S	-	-	Analog power supply/Po	ositive reference voltage

6 Electrical characteristics

6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

6.1.1 Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A max$ (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean±3ơ).

6.1.2 Typical values

Unless otherwise specified, typical data are based on $T_A = 25$ °C, $V_{DD} = V_{DDA} = 3.3$ V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean±20).

6.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 9*.

6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 10.





6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 19: Voltage characteristics*, *Table 20: Current characteristics*, and *Table 21: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Symbol	Ratings	Min	Мах	Unit
V _{DD} -V _{SS}	External main supply voltage (including $V_{DDA,}$ V_{BAT} and $V_{DD})$	-0.3	4.0	V
V _{DD} -V _{DDA}	Allowed voltage difference for $V_{DD} > V_{DDA}$	-	0.4	V
	Input voltage on FT and FTf pins	V _{SS} –0.3	V _{DD} + 4.0	
	Input voltage on TTa and TT pins	V _{SS} –0.3	4.0	
$V_{IN}^{(2)}$	Input voltage on any other pin	V _{SS} -0.3	4.0	V
	Input voltage on Boot0 pin	0	9	
$ \Delta V_{DDx} $	Variations between different V _{DD} power pins	-	50	m\/
V _{SSX} –V _{SS}	Variations between all the different ground $pins^{(3)}$	-	50	111V
V _{ESD(HBM)} Electrostatic discharge voltage (human body model)		see Section 6.3. sensitivity charac	12: Electrical cteristics	V

Table 19	. Voltage	characteristics ⁽¹⁾
----------	-----------	--------------------------------

All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range. The following relationship must be respected between V_{DDA} and V_{DD}: V_{DDA} must power on before or at the same time as V_{DD} in the power up sequence. V_{DDA} must be greater than or equal to V_{DD}.

2. V_{IN} maximum must always be respected. Refer to *Table 20: Current characteristics* for the maximum allowed injected current values.

3. Include V_{REF-} pin.



Symbol	Ratings	Max.	Unit
ΣI_{VDD}	Total current into sum of all VDD_x power lines (source)	130	
Σl _{VSS}	Total current out of sum of all VSS_x ground lines (sink)	-130	
I _{VDD}	Maximum current into each V _{DD_x} power line (source) ⁽¹⁾	100	
I _{VSS}	Maximum current out of each V_{SS_x} ground line (sink) ⁽¹⁾	-100	
I _{IO(PIN)}	Output current sunk by any I/O and control pin	25	
	Output current sourced by any I/O and control pin	-25	
ΣL	Total output current sunk by sum of all IOs and control pins ⁽²⁾	80	ma
ZIIO(PIN)	Total output current sourced by sum of all IOs and control pins ⁽²⁾	-80	
	Injected current on TT, FT, FTf and B pins ⁽³⁾	-5/+0	
I _{INJ(PIN)}	Injected current on TC and RST pin ⁽⁴⁾	+/-5	
	Injected current on TTa pins ⁽⁵⁾	+/-5	
Σl _{INJ(PIN)}	Total injected current (sum of all I/O and control pins) ⁽⁶⁾	+/-25	

Table 20. Current characteristics

1. All main power (V_{DD} , V_{DDA}) and ground (V_{SS} and V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

2. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.

3. Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.

4. A positive injection is induced by V_{IN} > V_{DD} while a negative injection is induced by V_{IN} < V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 19: Voltage characteristics* for the maximum allowed input voltage values.

 A positive injection is induced by V_{IN} > V_{DDA} while a negative injection is induced by V_{IN} < V_{SS}. I_{INJ}(PIN) must never be exceeded. Refer also to *Table 19: Voltage characteristics* for the maximum allowed input voltage values. Negative injection disturbs the analog performance of the device. See note ⁽²⁾ below *Table 68*.

 When several inputs are submitted to a current injection, the maximum ΣI_{INJ(PIN)} is the absolute sum of the positive and negative injected currents (instantaneous values).

Table 21. Thermal characteristics

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	–65 to +150	°C
TJ	Maximum junction temperature	150	°C



6.3 Operating conditions

6.3.1 General operating conditions

Table 22.	General	operating	conditions
-----------	---------	-----------	------------

Symbol	Parameter	Conditions	Min	Max	Unit	
f _{HCLK}	Internal AHB clock frequency	-	0	72		
f _{PCLK1}	Internal APB1 clock frequency	-	0	36	MHz	
f _{PCLK2}	Internal APB2 clock frequency	-	0	72		
V _{DD}	Standard operating voltage	-	2	3.6	V	
M	Analog operating voltage (OPAMP and DAC not used)	Must have a potential	2	3.6	V	
V DDA	Analog operating voltage (OPAMP and DAC used)	V _{DD}	2.4	3.6	v	
V _{BAT}	Backup operating voltage	-	1.65	3.6	V	
		TC I/O	-0.3	V _{DD} +0.3	v	
V _{IN}	I/O input voltage	TT I/O ⁽¹⁾	-0.3	3.6		
		TTa I/O pins	-0.3	V _{DDA} +0.3		
		FT and FTf I/O ⁽¹⁾	-0.3	5.5		
		BOOT0	0	5.5		
		LQFP64	-	- 444		
р	Power dissipation at	LQFP48	-	364	mW	
ΓD	$T_A = 35^\circ$ C for suffix $7^{(2)}$	WLCSP49	-	408		
		UFQFPN32	-	540		
	Ambient temperature for 6	Maximum power dissipation	-40	85	°C	
ΤΑ	sumx version	Low power dissipation ⁽³⁾	-40	105		
	Ambient temperature for 7	Maximum power dissipation -40		105	°C	
		Low power dissipation ⁽³⁾	-40	125	1	
т.	lunction tomporature range	6 suffix version	-40	105	°C	
IJ	Sunction temperature range	7 suffix version	-40	125		

1. To sustain a voltage higher than V_{DD} +0.3 V, the internal pull-up/pull-down resistors must be disabled.

2. If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_{Jmax}. See *Table 82: Package thermal characteristics*.

 In low power dissipation state, T_A can be extended to this range as long as T_J does not exceed T_{Jmax}. See Table 82: Package thermal characteristics



6.3.4 Embedded reference voltage

The parameters given in *Table 26* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 22*.

Symbol	Parameter	Parameter Conditions		Тур	Max	Unit
V _{REFINT}	Internal reference voltage	–40 °C < T _A < +105 °C	1.20	1.23	1.25	V
T _{S_vrefint}	ADC sampling time when reading the internal reference voltage	-	2.2	-	-	μs
V _{RERINT}	Internal reference voltage spread over the temperature range	V _{DD} = 3 V ±10 mV	-	-	10 ⁽¹⁾	mV
T _{Coeff}	Temperature coefficient	-	-	-	100 (1)	ppm/° C

1. Guaranteed by design.

Calibration value name	Description	Memory address
V _{REFINT_CAL}	Raw data acquired at temperature of 30 °C V _{DDA} = 3.3 V	0x1FFF F7BA - 0x1FFF F7BB

6.3.5 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 12: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to CoreMark code.

Note: The total current consumption is the sum of I_{DD} and I_{DDA}.



High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 32 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 41*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions ⁽¹⁾	Min ⁽²⁾	Тур	Max ⁽²⁾	Unit	
f _{OSC_IN}	Oscillator frequency	-	4	8	32	MHz	
R _F	Feedback resistor	-	-	200	-	kΩ	
		During startup ⁽³⁾	-	-	8.5		
I _{DD}	HSE current consumption	V _{DD} =3.3 V, Rm= 30Ω CL=10 pF@8 MHz	-	0.4 -			
		V _{DD} =3.3 V, Rm= 45Ω CL=10 pF@8 MHz	-	0.5	-		
		V _{DD} =3.3 V, Rm= 30Ω CL= 5 pF@32 MHz	-	0.8	-	mA	
		V _{DD} =3.3 V, Rm= 30Ω CL=10 pF@32 MHz	; - 1		-		
		V _{DD} =3.3 V, Rm= 30Ω, CL=20 pF@32 MHz	-	1.5	-		
9 _m	Oscillator transconductance	Startup	10	-	-	mA/V	
t _{SU(HSE)} ⁽⁴⁾	Startup time	V _{DD} is stabilized	-	2	-	ms	

Table 41. HSE	oscillator	characteristics
---------------	------------	-----------------

1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.

2. Guaranteed by design.

3. This consumption level occurs during the first 2/3 of the $t_{SU(HSE)}$ startup time.

 t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.



Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 42*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions ⁽¹⁾	Min ⁽²⁾	Тур	Max ⁽²⁾	Unit	
I _{DD}		LSEDRV[1:0]=00 lower driving capability	-	0.5	0.9		
	I SE current concurration	LSEDRV[1:0]=10 medium low driving capability	-	-	1		
		LSEDRV[1:0]=01 medium high driving capability	-	-	1.3	μΑ	
		LSEDRV[1:0]=11 higher driving capability	-	-	1.6		
g _m	Oscillator transconductance	LSEDRV[1:0]=00 lower driving capability	5	-	-	μΑ/V	
		LSEDRV[1:0]=10 medium low driving capability	8	-	-		
		LSEDRV[1:0]=01 medium high driving capability	15	-	-		
		LSEDRV[1:0]=11 higher driving capability	25	-	-		
t _{SU(LSE)} ⁽³⁾	Startup time	V _{DD} is stabilized	-	2	-	S	

Table 42. LSE oscillator characteristics (f_{LSE} = 32.768 kHz)

1. Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".

2. Guaranteed by design.

3. t_{SU(LSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer.

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website <u>www.st.com</u>.



Low-speed internal (LSI) RC oscillator

Table 44. LSI	oscillator	characteristics ⁽¹⁾
---------------	------------	--------------------------------

Symbol	Parameter	Min	Тур	Max	Unit
f _{LSI}	Frequency	30	40	50	kHz
t _{su(LSI)} ⁽²⁾	LSI oscillator startup time	-	-	85	μs
I _{DD(LSI)} ⁽²⁾	LSI oscillator power consumption	-	0.75	1.2	μA

1. V_{DDA} = 3.3 V, T_A = -40 to 105 °C unless otherwise specified.

2. Guaranteed by design.

6.3.9 PLL characteristics

The parameters given in *Table 45* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 22*.

Symbol	Poromotor		Unit				
	Faidmeter	Min	Тур	Max	Offic		
f _{PLL_IN}	PLL input clock ⁽¹⁾	1 ⁽²⁾	-	24 ⁽²⁾	MHz		
	PLL input clock duty cycle	40 ⁽²⁾	-	60 ⁽²⁾	%		
f _{PLL_OUT}	PLL multiplier output clock	16 ⁽²⁾	-	72	MHz		
t _{LOCK}	PLL lock time	-	-	200 ⁽²⁾	μs		
Jitter	Cycle-to-cycle jitter	-	-	300 ⁽²⁾	ps		

Table 45. PLL characteristics

1. Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by f_{PLL_OUT}.

2. Guaranteed by design.



Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 23* and *Table 55*, respectively.

Unless otherwise specified, the parameters given are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 22*.

OSPEEDRy [1:0] value ⁽¹⁾	Symbol	Parameter	Conditions	Min	Max	Unit
	f _{max(IO)out}	Maximum frequency ⁽²⁾	C _L = 50 pF, V _{DD} = 2 V to 3.6 V	-	2 ⁽³⁾	MHz
x0	t _{f(IO)out}	Output high to low level fall time	$C_{1} = 50 \text{ pE} V_{-1} = 2 V_{10} 3.6 V_{-1}$		125 ⁽³⁾	ne
	t _{r(IO)out}	Output low to high level rise time	$V_{\rm DD} = 200 \mu{\rm F}, v_{\rm DD} = 2.000 {\rm K}$	-	125 ⁽³⁾	115
	f _{max(IO)out}	Maximum frequency ⁽²⁾	C_{L} = 50 pF, V_{DD} = 2 V to 3.6 V	-	10 ⁽³⁾	MHz
01	t _{f(IO)out}	Output high to low level fall time		-	25 ⁽³⁾	20
	t _{r(IO)out}	Output low to high level rise time	$V_{\rm L} = 50 \text{pr}, V_{\rm DD} = 2 \text{V} 10 \text{3.6 V}$	-	25 ⁽³⁾	ns
			C_{L} = 30 pF, V_{DD} = 2.7 V to 3.6 V	-	50 ⁽³⁾	MHz
	f _{max(IO)out}	Maximum frequency ⁽²⁾	C_{L} = 50 pF, V_{DD} = 2.7 V to 3.6 V	-	30 ⁽³⁾	MHz
			C_{L} = 50 pF, V_{DD} = 2 V to 2.7 V	-	20 ⁽³⁾	MHz
		Output high to low level fall time	C_{L} = 30 pF, V_{DD} = 2.7 V to 3.6 V	-	5 ⁽³⁾	
11	t _{f(IO)out}		C_{L} = 50 pF, V_{DD} = 2.7 V to 3.6 V	-	8 ⁽³⁾	
			C_L = 50 pF, V_{DD} = 2 V to 2.7 V	-	12 ⁽³⁾	ne
			C_{L} = 30 pF, V_{DD} = 2.7 V to 3.6 V	-	5 ⁽³⁾	115
	t _{r(IO)out}	Output low to high level rise time	C_{L} = 50 pF, V_{DD} = 2.7 V to 3.6 V	-	8 ⁽³⁾	
			C_L = 50 pF, V_{DD} = 2 V to 2.7 V	-	12 ⁽³⁾	
	f _{max(IO)out}	Maximum frequency ⁽²⁾		-	2 ⁽⁴⁾	MHz
FM+ configuration ⁽⁴⁾	t _{f(IO)out}	Output high to low level fall time	C _L = 50 pF, V _{DD} = 2 V to 3.6 V	-	12 ⁽⁴⁾	20
	t _{r(IO)out}	Output low to high level rise time		-	34 ⁽⁴⁾	115
-	t _{EXTIpw}	Pulse width of external signals detected by the EXTI controller	-	10	_'	ns

Table 55. I/O AC characteristics⁽¹⁾

1. The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the RM0365 reference manual for a description of GPIO Port configuration register.

2. The maximum frequency is defined in *Figure 23*.

3. Guaranteed by design.

 The I/O speed configuration is bypassed in FM+ I/O mode. Refer to the STM32F302x6 STM32F302x8 reference manual RM0365 for a description of FM+ I/O mode configuration.



Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
ts_sc	V _{REFINT} scaler startup time from power down	V _{REFINT} scaler activation after device power on	-	-	1 ⁽³⁾	s	
		Next activations	-	-	0.2	ms	
t _{start}	Comparator startup time	$V_{DDA} \ge 2.7 V$	-	-	4	μs	
		V _{DDA} < 2.7 V	-	-	10		
t _D	Propagation delay for 200 mV step with 100 mV overdrive	$V_{DDA} \ge 2.7 V$	-	25	28		
		V _{DDA} < 2.7 V	-	28	30	ns	
	Propagation delay for full range step with 100 mV overdrive	$V_{DDA} \ge 2.7 V$	-	32	35		
		V _{DDA} < 2.7 V	-	35	40		
V _{OFFSET}	Comparator offset error	$V_{DDA} \ge 2.7 V$	-	±5	±10	mV	
		V _{DDA} < 2.7 V	-	-	±25		
TV _{OFFSET}	Total offset variation	Full temperature range	-	-	3	mV	
I _{DD(COMP)}	COMP current consumption	-	-	400	600	μA	

Table 72. Comparator characteris	stics ⁽¹⁾⁽²⁾ (continued)
----------------------------------	-------------------------------------

1. Guaranteed by design.

2. The comparators do not have built-in hysteresis.

3. For more details and conditions, see Figure 35: Maximum VREFINT scaler startup time from power down.



Figure 35. Maximum V_{REFINT} scaler startup time from power down



Operational amplifier characteristics 6.3.21

Table 73. Operational amplifier characteristics ⁽¹⁾							
Symbol	Parameter		Condition	Min	Тур	Max	Unit
V _{DDA}	Analog supply voltage		-	2.4	-	3.6	V
CMIR	Common mode input range		-	0	-	V _{DDA}	V
VI _{OFFSET}	Input offset voltage	Maximum calibration range	25°C, No Load on output.	-	-	4	mV
			All voltage/Temp.	-	-	6	
		After offset calibration	25°C, No Load on output.	-	-	1.6	
			All voltage/Temp.	-	-	3	
ΔVI_{OFFSET}	Input offset voltage drift		-	-	5	-	µV/°C
I _{LOAD}	Drive current		-	-	-	500	μA
IDDOPAMP	Consumption		No load, quiescent mode	-	690	1450	μA
CMRR	Common mode rejection ratio		-	-	90	-	dB
PSRR	Power supply rejection ratio		DC	73	117	-	dB
GBW	Bandwidth		-	-	8.2	-	MHz
SR	Slew rate		-	-	4.7	-	V/µs
R _{LOAD}	Resistive load		-	4	-	-	kΩ
C _{LOAD}	Capacitive load		-	-	-	50	pF
VOH	High saturation voltage ⁽²⁾		R _{load} = min, Input at V _{DDA} .	V _{DDA} -100	-	-	mV
VONSAT			R _{load} = 20K, Input at V _{DDA} .	V _{DDA} -20	-	-	
VOL	Low saturation voltage ⁽²⁾		Rload = min, input at 0V	-	-	100	
VOLSAT			Rload = 20K, input at 0V.	-	-	20	
φm	Phase margin		-	-	62	-	0
tofftrim	Offset trim time: during calibration, minimum time needed between two steps to have 1 mV accuracy		-	-	-	2	ms
twakeup	Wake up time from OFF state.		$\begin{array}{l} C_{LOAD} \leq \!\! 50 \mbox{ pf}, \\ R_{LOAD} \geq 4 \mbox{ k}\Omega, \\ \mbox{Follower} \\ \mbox{configuration} \end{array}$	-	2.8	5	μs
ts_OPAM_VOUT	ADC sampling time when reading the OPAMP output			400	-	-	ns

able	73.	Operational	amplifier	characteristics ⁽¹⁾
abie	13.	operational	ampimer	Characteristics



7.3 LQFP48 package information

Figure 43. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline



1. Drawing is not to scale.



Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.





 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics – All rights reserved

