



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART, USB
Peripherals	DMA, I ² S, POR, PWM, WDT
Number of I/O	51
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 15x12b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f302r6t6

Table 47.	Flash memory endurance and data retention	82
Table 48.	EMS characteristics	83
Table 49.	EMI characteristics	84
Table 50.	ESD absolute maximum ratings	84
Table 51.	Electrical sensitivities	85
Table 52.	I/O current injection susceptibility	85
Table 53.	I/O static characteristics	86
Table 54.	Output voltage characteristics	89
Table 55.	I/O AC characteristics	90
Table 56.	NRST pin characteristics	
Table 57.	TIMx characteristics	
Table 58.	IWDG min/max timeout period at 40 kHz (LSI)	
Table 59.	WWDG min-max timeout value @72 MHz (PCLK)	
Table 60.	I2C analog filter characteristics	
Table 61.	SPI characteristics	95
Table 62.	I2S characteristics	97
Table 63.	USB startup time	
Table 64.	USB DC electrical characteristics	
Table 65.	USB: Full-speed electrical characteristics	
Table 66.	ADC characteristics	
Table 67.	Maximum ADC RAIN	
Table 68.	ADC accuracy - limited test conditions	
Table 69.	ADC accuracy	
Table 70.	ADC accuracy	
Table 71.	DAC characteristics	
Table 72.	Comparator characteristics	
Table 73.	Operational amplifier characteristics	
Table 74.	TS characteristics	
Table 75.	Temperature sensor calibration values	
Table 76.	V _{BAT} monitoring characteristics	117
Table 77.	WLCSP49 - 49-pin, 3.417 x 3.151 mm, 0.4 mm pitch wafer level chip scale	
	package mechanical data	120
Table 78.	WLCSP49 recommended PCB design rules (0.4 mm pitch)	121
Table 79.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat	
	package mechanical data	122
Table 80.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package	
	mechanical data	126
Table 81.	UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat	
	package mechanical data	
Table 82.	Package thermal characteristics	
Table 83.	Ordering information scheme	
Table 84.	Document revision history	136



3 Functional overview

3.1 ARM[®] Cortex[®]-M4 core with FPU, embedded Flash and SRAM

The ARM[®] Cortex[®]-M4 processor with FPU is the latest generation of ARM processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.

The ARM® Cortex®-M4 32-bit RISC processor with FPU features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The processor supports a set of DSP instructions which allow efficient signal processing and complex algorithm execution. Its single-precision FPU speeds up software development by using metalanguage development tools while avoiding saturation.

With its embedded ARM core, the STM32F302x6/8 family is compatible with all ARM tools and software.

Figure 1 shows the general block diagram of the STM32F302x6/8 family devices.

3.2 Memories

3.2.1 Embedded Flash memory

All STM32F302x6/8 devices feature up to 64 Kbytes of embedded Flash memory available for storing programs and data. The Flash memory access time is adjusted to the CPU clock frequency (0 wait state from 0 to 24 MHz, 1 wait state from 24 to 48 MHz and 2 wait states above).

3.2.2 Embedded SRAM

STM32F302x6/8 devices feature 16 Kbytes of embedded SRAM.

3.3 Boot modes

At startup, BOOT0 pin and BOOT1 option bit are used to select one of three boot options:

- Boot from user Flash
- Boot from system memory
- Boot from embedded SRAM

The boot loader is located in system memory. It is used to reprogram the Flash memory by using USART1 (PA9/PA10), USART2 (PA2/PA3) or USB (PA11/PA12) through DFU (device firmware upgrade).

3.5.3 Voltage regulator

The regulator has three operation modes: main (MR), low-power (LPR), and power-down.

- The MR mode is used in the nominal regulation mode (Run)
- The LPR mode is used in Stop mode.
- The power-down mode is used in Standby mode: the regulator output is in high impedance, and the kernel circuitry is powered down thus inducing zero consumption.

The voltage regulator is always enabled after reset. It is disabled in Standby mode.

3.5.4 Low-power modes

The STM32F302x6/8 supports three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

Stop mode

Stop mode achieves the lowest power consumption while retaining the content of SRAM and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled. The voltage regulator can also be put either in normal or in low-power mode.

The device can be woken up from Stop mode by any of the EXTI line. The EXTI line source can be one of the 16 external lines, the PVD output, the USB wakeup, the RTC alarm, COMPx, I2C or USARTx.

Standby mode

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire 1.8 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering Standby mode, SRAM and register contents are lost except for registers in the Backup domain and Standby circuitry.

The device exits Standby mode when an external reset (NRST pin), an IWDG reset, a rising edge on the WKUP pin, or an RTC alarm occurs.

Note: The RTC, the IWDG, and the corresponding clock sources are not stopped by entering Stop or Standby mode.

3.6 Interconnect matrix

Several peripherals have direct connections between them. This allows autonomous communication between peripherals, saving CPU resources thus power supply consumption. In addition, these hardware connections allow fast and predictable latency.



3.11.3 V_{BAT} battery voltage monitoring

This embedded hardware feature allows the application to measure the V_{BAT} battery voltage using the internal ADC channel ADC1_IN17. As the V_{BAT} voltage may be higher than V_{DDA} , and thus outside the ADC input range, the V_{BAT} pin is internally connected to a bridge divider by 2. As a consequence, the converted digital value is half the V_{BAT} voltage.

3.12 Digital-to-analog converter (DAC)

One 12-bit buffered DAC channel (DAC1_OUT1) can be used to convert digital signals into analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in inverting configuration.

This digital interface supports the following features:

- One DAC output channel
- 8-bit or 12-bit monotonic output
- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation
- Triangular-wave generation
- DMA capability
- External triggers for conversion

3.13 Operational amplifier (OPAMP)

The STM32F302x6/8 devices embed one operational amplifier with external or internal follower routing and PGA capability (or even amplifier and filter capability with external components). When the operational amplifier is selected, an external ADC channel is used to enable output measurement.

The operational amplifier features:

- 8.2 MHz bandwidth
- 0.5 mA output capability
- Rail-to-rail input/output
- In PGA mode, the gain can be programmed to be 2, 4, 8 or 16.

3.18 Universal synchronous/asynchronous receiver transmitter (USART)

The STM32F302x6/8 devices have three embedded universal synchronous receiver transmitters (USART1, USART2 and USART3).

The USART interfaces are able to communicate at speeds of up to 9 Mbit/s.

All USARTs support hardware management of the CTS and RTS signals, multiprocessor communication mode, single-wire half-duplex communication mode and synchronous mode.

USART1 supports SmartCard mode, IrDA SIR ENDEC, LIN Master capability and autobaudrate detection.

All USART interfaces can be served by the DMA controller.

Refer to *Table 7* for the features available in all USARTs interfaces.

USART modes/features⁽¹⁾ **USART3 USART1 USART2** Hardware flow control for modem Χ Х Χ Х Χ Χ Continuous communication using DMA Multiprocessor communication Χ Χ Χ Synchronous mode Χ Х Χ SmartCard mode Х Single-wire half-duplex communication Х Х Χ IrDA SIR ENDEC block Χ LIN mode Х Х Dual clock domain and wakeup from Stop mode Receiver timeout interrupt Х Modbus communication Х Auto baud rate detection Х **Driver Enable** Χ Χ Х

Table 7. USART features

3.19 Serial peripheral interfaces (SPI)/Inter-integrated sound interfaces (I2S)

Two SPI interfaces (SPI2 and SPI3) allow communication up to 18 Mbit/s in slave and master modes in full-duplex and simplex modes. The 3-bit prescaler gives 8 master mode frequencies and the frame size is configurable from 4 bits to 16 bits.

Two standard I2S interfaces (multiplexed with SPI2 and SPI3) are available, that can be operated in master or slave mode. These interfaces can be configured to operate with 16/32 bit resolution, as input or output channels. Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When either or both of the I2S interfaces is/are configured in master



^{1.} X = supported.

Table 9. Capacitive sensing GPIOs available on STM32F302x6/8 devices

Group	Capacitive sensing signal name	Pin name
	TSC_G1_IO1	PA0
1	TSC_G1_IO2	PA1
1	TSC_G1_IO3	PA2
	TSC_G1_IO4	PA3
	TSC_G2_IO1	PA4
2	TSC_G2_IO2	PA5
2	TSC_G2_IO3	PA6
	TSC_G2_IO4	PA7
	TSC_G3_IO1	PC5
2	TSC_G3_IO2	PB0
3	TSC_G3_IO3	PB1
	TSC_G3_IO4	PB2
	TSC_G4_IO1	PA9
4	TSC_G4_IO2	PA10
4	TSC_G4_IO3	PA13
	TSC_G4_IO4	PA14
	TSC_G5_IO1	PB3
5	TSC_G5_IO2	PB4
5	TSC_G5_IO3	PB6
	TSC_G5_IO4	PB7
	TSC_G6_IO1	PB11
6	TSC_G6_IO2	PB12
0	TSC_G6_IO3	PB13
	TSC_G6_IO4	PB14

Table 10. No. of capacitive sensing channels available on STM32F302x6/8 devices

Analog I/O group	Number of capacitive sensing channels								
Analog I/O group	STM32F302Rx	STM32F302Cx	STM32F302Kx						
G1	3	3	3						
G2	3	3	3						
G3	3	2	1						
G4	3	3	3						
G5	3	3	3						

3.24 Development support

3.24.1 Serial wire JTAG debug port (SWJ-DP)

The ARM SWJ-DP Interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

The JTAG TMS and TCK pins are shared respectively with SWDIO and SWCLK and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.



Figure 7. STM32F302x6/8 WLCSP49 ballout

	1	2	3	4	5	6	7	
Α	PA14	PA15	(PB3)	PB4	BOOTO	(DDA)	NC	
В	VSS	VDD	PA13	(PB5)	(PB8)	(BAT)	VDD	
С	PA11	PA10	PA12	(РВ6)	(PB9)	PC15	C14	
D	PA8	PA9	vss	(РВ7)	C13	OSC_OUT	PF0 SC N	
E	PB15	PB12	PB10	(PA3)	PA2	VSSA VREF-	(IRST)	
F	PB14)	(VDD)	PA7	PA6	PA5	(PA0)	(VSS)	
G	PB13	(PB11)	PB2	(PB1)	(PB0)	PA4	(PA1)	

- 1. The above figure shows the package top view.
- 2. NC: Not connected.



Table 13. Alternate functions for Port A

															_	_
	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
Port & pin name	SYS_AF	TIM2/TIM15/TIM16 /TIM17/EVENT	I2C3/TIM1/TIM2/TIM15	12C3/TIM15/TSC	I2C1/I2C2/TIM1/ TIM16/TIM17	SPI2/I2S2/ SPI3/I2S3/Infrared	SPI2/I2S2/SPI3/ I2S3/TIM1/Infrared	USART1/USART2/USART3/ CAN/GPCOMP6	I2C3/GPCOMP2 /GPCOMP4/GPCOMP6	CAN/TIM1/TIM15	TIM2/TIM17	TIM1	TIM1		1	EVENT
PA0	-	TIM2 _CH1/ TIM2 _ETR	-	TSC _G1_IO1	-	-	-	USART2 _CTS	-	-	-	-	-	-	-	EVENT OUT
PA1	RTC _REFIN	TIM2 _CH2	-	TSC _G1_IO2	-	-	-	USART2 _RTS_D E	-	TIM15 _CH1N	-	-	-	-	-	EVENT OUT
PA2	-	TIM2 _CH3	-	TSC _G1_IO3	-	-	-	USART2 _TX	COMP2 _OUT	TIM15 _CH1	-	-	-	-	-	EVENT OUT
PA3	-	TIM2 _CH4	-	TSC _G1_IO4	-	-	-	USART2 _RX	-	TIM15 _CH2	-	-	-	-	-	EVENT OUT
PA4	-	-	-	TSC _G2_IO1	-	-	SPI3_NSS/ I2S3_WS	USART2 _CK	-	-	-	-	-	-	-	EVENT OUT
PA5	-	TIM2 _CH1/ TIM2 _ETR	-	TSC _G2_IO2	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
PA6	-	TIM16 _CH1	-	TSC _G2_IO3	-	-	TIM1_BKIN	-	-	-	-	-	-	-	-	EVENT OUT
PA7	-	TIM17 _CH1	-	TSC _G2_IO4	-	-	TIM1 _CH1N	-	-	-	-	-	-	-	-	EVENT OUT
PA8	МСО	-	-	I2C3 _SCL	I2C2 _SMBAL	I2S2 _MCK	TIM1_CH1	USART1 _CK	-	-	-	-	-	-	-	EVENT OUT

					Table 1	13. Altern	ate function	ns for P	ort A (c	ontinue	d)					
	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
Port & pin name	SYS_AF	TIM2/TIM15/TIM16 /TIM17/EVENT	I2C3/TIM1/TIM2/TIM15	I2C3/TIM15/TSC	I2C1/I2C2/TIM1/ TIM16/TIM17	SPI2/I2S2/ SPI3/I2S3/Infrared	SPI2/I2S2/SPI3/ I2S3/TIM1/Infrared	USART1/USART2/USART3/ CAN/GPCOMP6	I2C3/GPCOMP2 /GPCOMP4/GPCOMP6	CAN/TIM1/TIM15	TIM2/TIM17	TIM1	TIM1		1	EVENT
PA9	-	-	I2C3 _SMBAL	TSC _G4_IO1	I2C2 _SCL	I2S3 _MCK	TIM1_CH2	USART1 _TX	-	TIM15 _BKIN	TIM2 _CH3	-	-	-	-	EVENT OUT
PA10	-	TIM17 _BKIN		TSC _G4_IO2	I2C2 _SDA	SPI2_MIS O/I2S2ext _SD	TIM1_CH3	USART1 _RX	COMP6 _OUT	-	TIM2 _CH4	-	-	-	-	EVENT OUT
PA11	-	-	-	-	-	SPI2_MO SI/I2S2 _SD	TIM1 _CH1N	USART1 _CTS	-	CAN _RX	-	TIM1 _CH4	TIM1 _BKIN2	-	-	EVENT OUT
PA12	-	TIM16 _CH1	-	-	-	I2SCKIN	TIM1 _CH2N	USART1 _RTS_D E	COMP2 _OUT	CAN _TX	-	TIM1 _ETR	-	-	-	EVENT OUT
PA13	SWDAT- JTMS	TIM16 _CH1N	-	TSC _G4_IO3	-	IR-OUT	-	USART3 _CTS	-	-	-	-	-	-	-	EVENT OUT
PA14	SWCLK- JTCK		-	TSC _G4_IO4	I2C1 _SDA	-	TIM1_BKIN	USART2 _TX	-	-	-	-	-	-	-	EVENT OUT
PA15	JTDI	TIM2_C H1/ TIM2_E TR	-	TSC _SYNC	I2C1 _SCL	-	SPI3_NSS/ I2S3_WS	USART2 _RX	-	TIM1 _BKIN	-	-	-	-	-	EVENT OUT



I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 53: I/O static characteristics*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

Caution:

Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

I/O dynamic current consumption

In addition to the internal peripheral current consumption (see *Table 36: Peripheral current consumption*), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the MCU supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DD} \times f_{SW} \times C$$

where

 I_{SW} is the current sunk by a switching I/O to charge/discharge the capacitive load V_{DD} is the MCU supply voltage

f_{SW} is the I/O switching frequency

C is the total capacitance seen by the I/O pin: $C = C_{INT} + C_{EXT} + C_{S}$

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.

High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 32 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 41*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Min⁽²⁾ Max⁽²⁾ Conditions⁽¹⁾ Unit **Symbol Parameter** Typ MHz Oscillator frequency 4 8 32 fosc in 200 R_F Feedback resistor _ $k\Omega$ _ During startup⁽³⁾ 8.5 V_{DD} =3.3 V, Rm= 30 Ω , Λ4 CL=10 pF@8 MHz V_{DD} =3.3 V, Rm= 45 Ω 0.5 CL=10 pF@8 MHz HSE current consumption mΑ I_{DD} V_{DD}=3.3 V, Rm= 30Ω 8.0 CL= 5 pF@32 MHz V_{DD} =3.3 V, Rm= 30 Ω 1 CL=10 pF@32 MHz V_{DD} =3.3 V, Rm= 30 Ω 1.5 CL=20 pF@32 MHz 10 mA/V Oscillator transconductance Startup g_{m} $t_{\text{SU(HSE)}}^{(4)}$ 2 V_{DD} is stabilized Startup time ms

Table 41. HSE oscillator characteristics

76/138 DocID025147 Rev 6



^{1.} Resonator characteristics given by the crystal/ceramic resonator manufacturer.

^{2.} Guaranteed by design.

^{3.} This consumption level occurs during the first 2/3 of the $t_{SU(HSE)}$ startup time.

^{4.} t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

Low-speed internal (LSI) RC oscillator

Table 44. LSI oscillator characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Unit
f _{LSI}	Frequency	30	40	50	kHz
t _{su(LSI)} ⁽²⁾	LSI oscillator startup time	-	-	85	μs
I _{DD(LSI)} ⁽²⁾	LSI oscillator power consumption	-	0.75	1.2	μΑ

^{1.} V_{DDA} = 3.3 V, T_{A} = -40 to 105 °C unless otherwise specified.

6.3.9 PLL characteristics

The parameters given in *Table 45* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 22*.

Table 45. PLL characteristics

Symbol	Parameter		Unit		
Symbol	Farameter	Min	Тур	Max	Ollit
f	PLL input clock ⁽¹⁾	1 ⁽²⁾	-	24 ⁽²⁾	MHz
f _{PLL_IN}	PLL input clock duty cycle	40 ⁽²⁾	-	60 ⁽²⁾	%
f _{PLL_OUT}	PLL multiplier output clock	16 ⁽²⁾	-	72	MHz
t _{LOCK}	PLL lock time	-	-	200 ⁽²⁾	μs
Jitter	Cycle-to-cycle jitter	-	-	300 ⁽²⁾	ps

Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by f_{PLL_OUT}.

^{2.} Guaranteed by design.

^{2.} Guaranteed by design.

All I/Os are CMOS and TTL compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements is shown in *Figure 19* and *Figure 20* for standard I/Os.







Figure 19. TC and TTa I/O input characteristics - CMOS port










Figure 28. I²S slave timing diagram (Philips protocol)⁽¹⁾

- 1. Measurement points are done at $0.5V_{DD}$ and with external C_L =30 pF.
- 2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.




Figure 29. I²S master timing diagram (Philips protocol)⁽¹⁾


- 1. Measurement points are done at $0.5V_{DD}$ and with external C_L =30 pF.
- LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

Symbol **Conditions** Min. Unit **Parameter** Тур. Max. V_{REFINT} scaler activation after 1⁽³⁾ V_{REFINT} scaler startup time device power on t_{S_SC} from power down Next activations 0.2 ms $V_{DDA} \ge 2.7 \text{ V}$ 4 Comparator startup time μs t_{START} 10 $V_{DDA} < 2.7 V$ $V_{DDA} \ge 2.7 \text{ V}$ 25 28 Propagation delay for 200 mV step with 100 mV overdrive $V_{DDA}\,{<}\,2.7~V$ 28 30 t_D ns $V_{DDA} \ge 2.7 \text{ V}$ 32 35 Propagation delay for full range step with 100 mV overdrive V_{DDA} < 2.7 V35 40 $V_{DDA} \ge 2.7 \text{ V}$ ±10 ±5 Comparator offset error mV Voffset $V_{DDA} < 2.7 V$ ±25 Total offset variation Full temperature range 3 mV TV_{OFFSET} COMP current 400 600 I_{DD(COMP)} μΑ

Table 72. Comparator characteristics⁽¹⁾⁽²⁾ (continued)

consumption

^{3.} For more details and conditions, see Figure 35: Maximum VREFINT scaler startup time from power down.



^{1.} Guaranteed by design.

^{2.} The comparators do not have built-in hysteresis.




Figure 36. OPAMP Voltage Noise versus Frequency

116/138 DocID025147 Rev 6

millimeters inches⁽¹⁾ **Symbol** Min Тур Max Min Тур Max E3 7.500 0.2953 0.500 е 0.0197 Κ 0° 3.5° 7° 0° 3.5° 7° L 0.450 0.600 0.750 0.0177 0.0236 0.0295 L1 1.000 0.0394 CCC 0.080 0.0031

Table 79. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package mechanical data (continued)

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 41. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package recommended footprint

1. Dimensions are expressed in millimeters.

Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.




Figure 45. LQFP48 marking example (package top view)

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.



8 Ordering information

Table 83. Ordering information scheme STM32 Example: 302 8 Т 6 XXX **Device family** STM32 = ARM[®]-based 32-bit microcontroller **Product type** F = general-purpose **Device subfamily** 302 = STM32F302xx, 2.0 to 3.6 V operating voltage Pin count K = 32 pinsC = 48 or 49 pins R = 64 pinsFlash memory size 6 = 32 Kbytes of Flash memory 8 = 64 Kbytes of Flash memory **Package** T = LQFP Y= WLCSP U= UFQFPN Temperature range 6 = Industrial temperature range, -40 to 85 °C 7 = Industrial temperature range, -40 to 105 °C **Options**

xxx = programmed parts

TR = tape and reel