



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Active  |
|----------------------------|---|
| Core Processor             | ARM® Cortex®-M4   |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 72MHz   |
| Connectivity               | CANbus, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART, USB          |
| Peripherals                | DMA, I <sup>2</sup> S, POR, PWM, WDT                                  |
| Number of I/O              | 51  |
| Program Memory Size        | 64KB (64K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 16K x 8   |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 3.6V   |
| Data Converters            | A/D 15x12b; D/A 1x12b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 64-LQFP   |
| Supplier Device Package    | 64-LQFP (10x10)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f302r8t6 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

|   |      | 6.3.7     | External clock source characteristics74         |
|---|------|-----------|---|
|   |      | 6.3.8     | Internal clock source characteristics           |
|   |      | 6.3.9     | PLL characteristics                             |
|   |      | 6.3.10    | Memory characteristics                          |
|   |      | 6.3.11    | EMC characteristics                             |
|   |      | 6.3.12    | Electrical sensitivity characteristics          |
|   |      | 6.3.13    | I/O current injection characteristics           |
|   |      | 6.3.14    | I/O port characteristics                        |
|   |      | 6.3.15    | NRST pin characteristics91                      |
|   |      | 6.3.16    | Timer characteristics                           |
|   |      | 6.3.17    | Communications interfaces94                     |
|   |      | 6.3.18    | ADC characteristics                             |
|   |      | 6.3.19    | DAC electrical specifications 111               |
|   |      | 6.3.20    | Comparator characteristics 112                  |
|   |      | 6.3.21    | Operational amplifier characteristics 114       |
|   |      | 6.3.22    | Temperature sensor characteristics 117          |
|   |      | 6.3.23    | V <sub>BAT</sub> monitoring characteristics 117 |
| 7 | Pack | cage info | ormation  |
|   | 7.1  | WLCS      | P49 package information119                      |
|   | 7.2  | LQFP6     | 4 package information                           |
|   | 7.3  | LQFP4     | 8 package information                           |
|   | 7.4  | UFQFF     | N32 package information 129                     |
|   | 7.5  | Therma    | al characteristics                              |
|   |      | 7.5.1     | Reference document                              |
|   |      | 7.5.2     | Selecting the product temperature range         |
| 8 | Orde | ering inf | ormation  |
| 9 | Revi | sion his  | tory  |



## 3.4 Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at linktime and stored at a given memory location.

## 3.5 **Power management**

#### 3.5.1 **Power supply schemes**

- V<sub>SS</sub>, V<sub>DD</sub> = 2.0 to 3.6 V: external power supply for I/Os and the internal regulator. It is
  provided externally through V<sub>DD</sub> pins.
- V<sub>SSA</sub>, V<sub>DDA</sub> = 2.0 to 3.6 V: external analog power supply for ADC, DAC, comparators, operational amplifier, reset blocks, RCs and PLL. The minimum voltage to be applied to V<sub>DDA</sub> differs from one analog peripheral to another. *Table 2* provides the summary of the V<sub>DDA</sub> ranges for analog peripherals. The V<sub>DDA</sub> voltage level must always be greater than or equal to the V<sub>DD</sub> voltage level and must be provided first.

| Analog peripheral | Minimum V <sub>DDA</sub> supply | Maximum V <sub>DDA</sub> supply |  |  |
|-------------------|---------------------------------|---------------------------------|--|--|
| ADC/COMP          | 2.0 V                           | 3.6 V                           |  |  |
| DAC/OPAMP         | 2.4 V                           | 3.6 V                           |  |  |

Table 2. External analog supply values for analog peripherals

• V<sub>BAT</sub> = 1.65 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V<sub>DD</sub> is not present.

### 3.5.2 Power supply supervisor

The device has an integrated power-on reset (POR) and power-down reset (PDR) circuits. They are always active, and ensure proper operation above a threshold of 2 V. The device remains in reset mode when the monitored supply voltage is below a specified threshold, VPOR/PDR, without the need for an external reset circuit.

- The POR monitors only the V<sub>DD</sub> supply voltage. During the startup phase it is required that V<sub>DDA</sub> should arrive first and be greater than or equal to V<sub>DD</sub>.
- The PDR monitors both the V<sub>DD</sub> and V<sub>DDA</sub> supply voltages, however the V<sub>DDA</sub> power supply supervisor can be disabled (by programming a dedicated Option bit) to reduce the power consumption if the application design ensures that V<sub>DDA</sub> is higher than or equal to V<sub>DD</sub>.

The device features an embedded programmable voltage detector (PVD) that monitors the  $V_{DD}$  power supply and compares it to the VPVD threshold. An interrupt can be generated when  $V_{DD}$  drops below the  $V_{PVD}$  threshold and/or when  $V_{DD}$  is higher than the  $V_{PVD}$  threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.



# 3.18 Universal synchronous/asynchronous receiver transmitter (USART)

The STM32F302x6/8 devices have three embedded universal synchronous receiver transmitters (USART1, USART2 and USART3).

The USART interfaces are able to communicate at speeds of up to 9 Mbit/s.

All USARTs support hardware management of the CTS and RTS signals, multiprocessor communication mode, single-wire half-duplex communication mode and synchronous mode.

USART1 supports SmartCard mode, IrDA SIR ENDEC, LIN Master capability and autobaudrate detection.

All USART interfaces can be served by the DMA controller.

Refer to *Table 7* for the features available in all USARTs interfaces.

| USART modes/features <sup>(1)</sup>         | USART1 | USART2 | USART3 |
|---|--------|--------|--------|
| Hardware flow control for modem             | Х      | Х      | Х      |
| Continuous communication using DMA          | Х      | Х      | Х      |
| Multiprocessor communication                | Х      | Х      | Х      |
| Synchronous mode                            | Х      | Х      | Х      |
| SmartCard mode                              | Х      | -      | -      |
| Single-wire half-duplex communication       | Х      | Х      | Х      |
| IrDA SIR ENDEC block                        | Х      | -      | -      |
| LIN mode                                    | Х      | -      | -      |
| Dual clock domain and wakeup from Stop mode | Х      | -      | -      |
| Receiver timeout interrupt                  | Х      | -      | -      |
| Modbus communication                        | Х      | -      | -      |
| Auto baud rate detection                    | Х      | -      | -      |
| Driver Enable                               | Х      | Х      | Х      |

| Table 7 | USART | features |
|---------|-------|----------|
|---------|-------|----------|

1. X = supported.

# 3.19 Serial peripheral interfaces (SPI)/Inter-integrated sound interfaces (I2S)

Two SPI interfaces (SPI2 and SPI3) allow communication up to 18 Mbit/s in slave and master modes in full-duplex and simplex modes. The 3-bit prescaler gives 8 master mode frequencies and the frame size is configurable from 4 bits to 16 bits.

Two standard I2S interfaces (multiplexed with SPI2 and SPI3) are available, that can be operated in master or slave mode. These interfaces can be configured to operate with 16/32 bit resolution, as input or output channels. Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When either or both of the I2S interfaces is/are configured in master



DocID025147 Rev 6

mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency.

Refer to *Table 8* for the features available in SPI2 and SPI3.

| SPI features <sup>(1)</sup> | SPI2 | SPI3 |
|-----------------------------|------|------|
| Hardware CRC calculation    | Х    | Х    |
| Rx/Tx FIFO                  | Х    | Х    |
| NSS pulse mode              | Х    | Х    |
| I2S mode                    | Х    | Х    |
| TI mode                     | Х    | Х    |

| Table 8. STM32F302 | x6/8 SPI/I2S | implementation |
|--------------------|--------------|----------------|
|--------------------|--------------|----------------|

1. X = supported.

## 3.20 Controller area network (CAN)

The CAN is compliant with specifications 2.0A and B (active) with a bit rate up to 1 Mbit/s. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. It has three transmit mailboxes, two receive FIFOs with 3 stages and 14 scalable filter banks.

# 3.21 Universal serial bus (USB)

The STM32F302x6 STM32F302x8 embeds a full-speed USB device peripheral compliant with the USB specification version 2.0. The USB interface implements a full-speed (12 Mbit/s) function interface with added support for USB 2.0 Link Power Management. It has software-configurable endpoint setting with packet memory up-to 1 KB (the last 256 bytes are used for CAN peripheral if enabled) and suspend/resume support. It requires a precise 48 MHz clock which is generated from the internal main PLL (the clock source must use an HSE crystal oscillator).

## **3.22** Touch sensing controller (TSC)

The STM32F302x6/8 devices provide a simple solution for adding capacitive sensing functionality to any application. These devices offer up to 18 capacitive sensing channels distributed over 6 analog I/O groups.

Capacitive sensing technology is able to detect the presence of a finger near a sensor which is protected from direct touch by a dielectric (for example glass, plastic). The capacitive variation introduced by the finger (or any conductive object) is measured using a proven implementation based on a surface charge transfer acquisition principle. It consists of charging the sensor capacitance and then transferring a part of the accumulated charges into a sampling capacitor until the voltage across this capacitor has reached a specific threshold. To limit the CPU bandwidth usage this acquisition is directly managed by the hardware touch sensing controller and only requires few external components to operate.



| Group | Capacitive sensing signal name   | Pin name |
|-------|--|----------|
|       | TSC_G1_I01   | PA0      |
| 1     | TSC_G1_I02   | PA1      |
| I     | TSC_G1_IO3   | PA2      |
|       | Capacitive sensing signal name           TSC_G1_IO1           TSC_G1_IO2           TSC_G1_IO3           TSC_G1_IO4           TSC_G2_IO1           TSC_G2_IO2           TSC_G2_IO3           TSC_G2_IO4           TSC_G2_IO4           TSC_G3_IO1           TSC_G3_IO2           TSC_G3_IO3           TSC_G3_IO3           TSC_G4_IO1           TSC_G4_IO2           TSC_G4_IO3           TSC_G5_IO1           TSC_G5_IO1           TSC_G5_IO3           TSC_G5_IO1           TSC_G5_IO2           TSC_G5_IO3           TSC_G6_IO1           TSC_G6_IO1           TSC_G6_IO2           TSC_G6_IO3           TSC_G6_IO3           TSC_G6_IO3 | PA3      |
|       | TSC_G2_I01   | PA4      |
| 2     | TSC_G2_IO2   | PA5      |
| 2     | TSC_G2_IO3   | PA6      |
|       | TSC_G2_IO4   | PA7      |
|       | TSC_G3_I01   | PC5      |
| 3     | TSC_G3_IO2   | PB0      |
|       | TSC_G3_IO3   | PB1      |
|       | TSC_G3_IO4   | PB2      |
|       | TSC_G4_I01   | PA9      |
| 4     | TSC_G4_I02   | PA10     |
|       | TSC_G4_IO3   | PA13     |
|       | TSC_G4_IO4   | PA14     |
|       | TSC_G5_IO1   | PB3      |
| 5     | TSC_G5_IO2   | PB4      |
| 5     | TSC_G5_IO3   | PB6      |
|       | TSC_G5_IO4   | PB7      |
|       | TSC_G6_IO1   | PB11     |
| 6     | TSC_G6_IO2   | PB12     |
| U     | TSC_G6_IO3   | PB13     |
|       | TSC_G6_IO4   | PB14     |

 Table 9. Capacitive sensing GPIOs available on STM32F302x6/8 devices

Table 10. No. of capacitive sensing channels available on STM32F302x6/8 devices

|    | Number of capacitive sensing channels |             |             |  |  |  |  |
|----|---------------------------------------|-------------|-------------|--|--|--|--|
|    | STM32F302Rx                           | STM32F302Cx | STM32F302Kx |  |  |  |  |
| G1 | 3                                     | 3           | 3           |  |  |  |  |
| G2 | 3                                     | 3           | 3           |  |  |  |  |
| G3 | 3                                     | 2           | 1           |  |  |  |  |
| G4 | 3                                     | 3           | 3           |  |  |  |  |
| G5 | 3                                     | 3           | 3           |  |  |  |  |



DocID025147 Rev 6

41/138

|        | Table 12. STM32F302x6/8 pin definitions (continued) |        |        |                                    |          |               |       |  |                         |
|--------|---|--------|--------|------------------------------------|----------|---------------|-------|--|-------------------------|
|        | Pin Nı  | umber  | ,      |                                    |          |               |       |  |                         |
| UQFN32 | WLCSP49   | LQFP48 | LQFP64 | Pin name<br>(function after reset) | Pin type | I/O structure | Notes | Alternate<br>functions   | Additional<br>functions |
| -      | -   | -      | 51     | PC10                               | I/O      | FT            | -     | EVENTOUT, SPI3_SCK/I2S3_CK,<br>USART3_TX   | -                       |
| -      | -   | -      | 52     | PC11                               | I/O      | FT            | -     | EVENTOUT,<br>SPI3_MISO/I2S3ext_SD,<br>USART3_RX  | -                       |
| -      | -   | -      | 53     | PC12                               | I/O      | FT            | -     | EVENTOUT, SPI3_MOSI/I2S3_SD,<br>USART3_CK  | -                       |
| -      | -   | -      | 54     | PD2                                | I/O      | FT            | -     | EVENTOUT   | -                       |
| 26     | A3  | 39     | 55     | PB3                                | I/O      | FT            | -     | JTDO-TRACESWO, TIM2_CH2,<br>TSC_G5_IO1, SPI3_SCK/I2S3_CK,<br>USART2_TX, EVENTOUT             | -                       |
| 27     | A4  | 40     | 56     | PB4                                | I/O      | FT            | -     | JTRST, TIM16_CH1, TSC_G5_IO2,<br>SPI3_MISO/I2S3ext_SD,<br>USART2_RX, TIM17_BKIN,<br>EVENTOUT | -                       |
| 28     | B4  | 41     | 57     | PB5                                | I/O      | FT            | -     | TIM16_BKIN, I2C1_SMBAI,<br>SPI3_MOSI/I2S3_SD, USART2_CK,<br>I2C3_SDA, TIM17_CH1, EVENTOUT    | -                       |
| 29     | C4  | 42     | 58     | PB6                                | I/O      | FTf           | -     | TIM16_CH1N, TSC_G5_IO3,<br>I2C1_SCL, USART1_TX,<br>EVENTOUT                                  | -                       |
| 30     | D4  | 43     | 59     | PB7                                | I/O      | FTf           | -     | TIM17_CH1N, TSC_G5_IO4,<br>I2C1_SDA, USART1_RX,<br>EVENTOUT                                  | -                       |

STM32F302x6 STM32F302x8

Pinouts and pin description

## 6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 19: Voltage characteristics*, *Table 20: Current characteristics*, and *Table 21: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

| Symbol                            | Ratings  | Min                                    | Мах                          | Unit |
|-----------------------------------|--|--|------------------------------|------|
| V <sub>DD</sub> -V <sub>SS</sub>  | External main supply voltage (including $V_{DDA,}$ $V_{BAT}$ and $V_{DD})$ | -0.3                                   | 4.0                          | V    |
| V <sub>DD</sub> -V <sub>DDA</sub> | Allowed voltage difference for $V_{DD} > V_{DDA}$                          | -                                      | 0.4                          | V    |
|                                   | Input voltage on FT and FTf pins   | V <sub>SS</sub> –0.3                   | V <sub>DD</sub> + 4.0        |      |
|                                   | Input voltage on TTa and TT pins   | V <sub>SS</sub> -0.3 4.0               |                              |      |
| $V_{IN}^{(2)}$                    | Input voltage on any other pin   | V <sub>SS</sub> -0.3                   | 4.0                          | V    |
|                                   | Input voltage on Boot0 pin   | 0                                      | 9                            |      |
| $ \Delta V_{DDx} $                | Variations between different V <sub>DD</sub> power pins                    | -                                      | 50                           | m\/  |
| V <sub>SSX</sub> –V <sub>SS</sub> | Variations between all the different ground $pins^{(3)}$                   | -                                      | 50                           | 111V |
| V <sub>ESD(HBM)</sub>             | Electrostatic discharge voltage (human body model)                         | see Section 6.3.<br>sensitivity charac | 12: Electrical<br>cteristics | V    |

| Table 19 | . Voltage | characteristics <sup>(1)</sup> |
|----------|-----------|--------------------------------|
|----------|-----------|--------------------------------|

All main power (V<sub>DD</sub>, V<sub>DDA</sub>) and ground (V<sub>SS</sub>, V<sub>SSA</sub>) pins must always be connected to the external power supply, in the permitted range. The following relationship must be respected between V<sub>DDA</sub> and V<sub>DD</sub>: V<sub>DDA</sub> must power on before or at the same time as V<sub>DD</sub> in the power up sequence. V<sub>DDA</sub> must be greater than or equal to V<sub>DD</sub>.

2. V<sub>IN</sub> maximum must always be respected. Refer to *Table 20: Current characteristics* for the maximum allowed injected current values.

3. Include V<sub>REF-</sub> pin.



## 6.3.2 Operating conditions at power-up / power-down

The parameters given in *Table 23* are derived from tests performed under the ambient temperature condition summarized in *Table 22*.

| Symbol           | Parameter                       | Conditions | Min | Мах | Unit  |
|------------------|---------------------------------|------------|-----|-----|-------|
| +                | V <sub>DD</sub> rise time rate  |            | 0   | ∞   |       |
| <sup>I</sup> VDD | V <sub>DD</sub> fall time rate  | -          | 20  | ∞   | uc//  |
| +                | V <sub>DDA</sub> rise time rate |            | 0   | ∞   | μ5/ ν |
| *VDDA            | V <sub>DDA</sub> fall time rate | -          | 20  | ∞   |       |

Table 23. Operating conditions at power-up / power-down

### 6.3.3 Embedded reset and power control block characteristics

The parameters given in *Table 24* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 22*.

| Symbol                               | Parameter               | Conditions   | Min                | Тур  | Max  | Unit |
|--------------------------------------|-------------------------|--------------|--------------------|------|------|------|
|                                      | Power on/power down     | Falling edge | 1.8 <sup>(2)</sup> | 1.88 | 1.96 | V    |
| * POR/PDR                            | reset threshold         | Rising edge  | 1.84               | 1.92 | 2.0  | V    |
| V <sub>PDRhyst</sub> <sup>(1)</sup>  | PDR hysteresis          | -            | -                  | 40   | -    | mV   |
| t <sub>RSTTEMPO</sub> <sup>(3)</sup> | POR reset temporization | -            | 1.5                | 2.5  | 4.5  | ms   |

Table 24. Embedded reset and power control block characteristics

1. The PDR detector monitors  $V_{DD}$  and also  $V_{DDA}$  (if kept enabled in the option bytes). The POR detector monitors only  $V_{DD}.$ 

2. The product behavior is guaranteed by design down to the minimum  $V_{\text{POR/PDR}}$  value.

3. Based on characterization, not tested in production.



|   |                                   |                         |   |       | Тур @ | ₽V <sub>DD</sub> ( | V <sub>DD</sub> = | V <sub>DDA</sub> ) |       |                           | Max <sup>(1)</sup>        |                            |      |
|---|-----------------------------------|-------------------------|---|-------|-------|--------------------|-------------------|--------------------|-------|---------------------------|---------------------------|----------------------------|------|
| Symbol                                  | Parameter                         | Conditions              |   | 2.0 V | 2.4 V | 2.7 V              | 3.0 V             | 3.3 V              | 3.6 V | Т <sub>А</sub> =<br>25 °С | T <sub>A</sub> =<br>85 °C | T <sub>A</sub> =<br>105 °C | Unit |
|   | Supply<br>current in<br>Stop mode | visor ON                | Regulator in run/low-<br>power mode, all<br>oscillators OFF | 1.70  | 1.83  | 1.95               | 2.08              | 2.22               | 2.37  | 3.40                      | 5.30                      | 5.5                        |      |
| Supply<br>current in<br>Standby<br>mode | nper                              | LSI ON and IWDG ON      | 2.08  | 2.25  | 2.41  | 2.59               | 2.79              | 3.01               | -     | -                         | -                         |                            |      |
|   | V <sub>DDA</sub> SI               | LSI OFF and IWDG<br>OFF | 1.59  | 1.72  | 1.83  | 1.96               | 2.10              | 2.25               | 2.80  | 2.90                      | 3.60                      |                            |      |
| 'DDA                                    | Supply<br>current in<br>Stop mode | visor OFF               | Regulator in run/low-<br>power mode, all<br>oscillators OFF | 0.99  | 1.01  | 1.04               | 1.09              | 1.14               | 1.21  | -                         | -                         | -                          | μΑ   |
| Supply                                  | Supply                            | ner                     | LSI ON and IWDG ON  | 1.36  | 1.43  | 1.50               | 1.60              | 1.72               | 1.85  | -                         | -                         | -                          |      |
|   | Standby<br>mode                   | V <sub>DDA</sub> su     | LSI OFF and IWDG<br>OFF                                     | 0.87  | 0.89  | 0.92               | 0.97              | 1.02               | 1.09  | -                         | -                         | -                          |      |

| Table 31. Typical and maximum | n V <sub>DDA</sub> consumption | n in Stop and Standby | / modes |
|-------------------------------|--------------------------------|-----------------------|---------|
|-------------------------------|--------------------------------|-----------------------|---------|

1. Guaranteed by characterization results.

| Symbol Para Condition<br>meter <sup>(1)</sup> |                   |   | Тур.@V <sub>BAT</sub> |      |      |      |      |      |      | Max.<br>@V <sub>BAT</sub> = 3.6V <sup>(2)</sup><br>T <sub>A</sub> (°C) |    |    | Unit |   |
|---|-------------------|---|-----------------------|------|------|------|------|------|------|--|----|----|------|---|
|   |                   |   | 1.65V                 | 1.8V | 2V   | 2.4V | 2.7V | 3V   | 3.3V | 3.6V   | 25 | 85 | 105  | 1 |
|   | Backup<br>domain  | LSE & RTC<br>ON; "Xtal<br>mode"<br>lower<br>driving<br>capability;<br>LSEDRV[1:<br>0] = '00'  | 0.41                  | 0.43 | 0.46 | 0.54 | 0.59 | 0.66 | 0.74 | 0.82   | -  | -  | -    |   |
| DD_VBAT                                       | supply<br>current | LSE & RTC<br>ON; "Xtal<br>mode"<br>higher<br>driving<br>capability;<br>LSEDRV[1:<br>0] = '11' | 0.65                  | 0.68 | 0.73 | 0.80 | 0.87 | 0.95 | 1.03 | 1.14   | -  | -  | -    |   |

| Table 32. Typical and maximun | n current consumption f | rom VBAT SUDDIV |
|-------------------------------|-------------------------|-----------------|
|                               |                         | CONTRACTOR      |

1. Crystal used: Abracon ABS07-120-32.768 kHz-T with a CL of 6 pF for typical values.

2. Guaranteed by characterization results.



DocID025147 Rev 6

#### 6.3.6 Wakeup time from low-power mode

The wakeup times given in *Table 37* are measured starting from the wakeup event trigger up to the first instruction executed by the CPU:

- For Stop or Sleep mode: the wakeup event is WFE.
- WKUP1 (PA0) pin is used to wakeup from Standby, Stop and Sleep modes.

All timings are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 22*.

|                                       |                             |                                   | -  |       | -     | -    |       |       |      |                        |
|---------------------------------------|-----------------------------|-----------------------------------|--|-------|-------|------|-------|-------|------|------------------------|
| Symbol                                | Parameter                   | Conditions                        | Typ @Vod, V <sub>DD</sub> = V <sub>DDA</sub> |       |       |      |       |       | Max  | Unit                   |
| Symbol                                |                             |                                   | 2.0 V  | 2.4 V | 2.7 V | 3 V  | 3.3 V | 3.6 V | WIAX | Unit                   |
| t <sub>wustop</sub> y                 | Wakoup from                 | Regulator in run mode             | 4.5  | 4.2   | 4.1   | 4.0  | 3.8   | 3.8   | 4.5  |                        |
|                                       | Stop mode                   | Regulator in<br>low-power<br>mode | 8.2  | 7.0   | 6.4   | 6.0  | 5.7   | 5.5   | 9.0  | μs                     |
| t <sub>WUSTANDBY</sub> <sup>(1)</sup> | Wakeup from<br>Standby mode | LSI and<br>IWDG OFF               | 72.8   | 63.4  | 59.2  | 56.1 | 53.1  | 51.3  | 103  |                        |
| twusleep                              | Wakeup from<br>Sleep mode   |                                   |  |       | 6     | ;    |       |       | -    | CPU<br>clock<br>cycles |

Table 37. Low-power mode wakeup timings

1. Guaranteed by characterization results.

| Table 38. | Wakeu | p time | using | USART <sup>(1)</sup> |
|-----------|-------|--------|-------|----------------------|
|-----------|-------|--------|-------|----------------------|

| Symbol               | Parameter   | Conditions   | Тур | Мах    | Unit |
|----------------------|---|--|-----|--------|------|
|                      | Wakeup time needed to calculate<br>the maximum USART baud rate                | Stop mode with main<br>regulator in low-power mode | -   | 13.125 |      |
| <sup>t</sup> wuusart | allowing to wakeup up from Stop<br>mode when the USART clock<br>source is HSI | Stop mode with main<br>regulator in run mode       | -   | 3.125  | μs   |

1. Guaranteed by design.



For  $C_{L1}$  and  $C_{L2}$ , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (Typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 16*).  $C_{L1}$  and  $C_{L2}$  are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of  $C_{L1}$  and  $C_{L2}$ . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing  $C_{L1}$  and  $C_{L2}$ .

*Note:* For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website <u>www.st.com</u>.





1. R<sub>EXT</sub> value depends on the crystal characteristics.



#### Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latch-up standard.

| Symbol | Parameter             | Conditions                                    | Class     |
|--------|-----------------------|---|-----------|
| LU     | Static latch-up class | $T_A = +105 \text{ °C conforming to JESD78A}$ | 2 level A |

#### 6.3.13 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below  $V_{SS}$  or above  $V_{DD}$  (for standard, 3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

#### Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of  $-5 \mu A/+0 \mu A$  range), or other functional failure (for example reset occurrence or oscillator frequency deviation).

The test results are given in Table 52

|                  |  | Functional s       |                    |      |
|------------------|--|--------------------|--------------------|------|
| Symbol           | Description  | Negative injection | Positive injection | Unit |
|                  | Injected current on BOOT0  | -0                 | NA                 |      |
| I <sub>INJ</sub> | Injected current on PC0 pin (TTa pin)  | -0                 | +5                 |      |
|                  | Injected current PC0, PC1, PC2, PC3, PA0, PA1, PA2, PA3, PA4, PA6, PA7, PC4, PB0, PB10, PB11, PB13 with induced leakage current on other pins from this group less than -100 $\mu$ A or more than +100 $\mu$ A | -5                 | +5                 | mA   |
|                  | Injected current on any other TT, FT and FTf pins  | -5                 | NA                 |      |
|                  | Injected current on all other TC, TTa and RESET pins   | -5                 | +5                 |      |

#### Table 52. I/O current injection susceptibility

Note:

It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.





Figure 23. I/O AC characteristics definition

1. See Table 55: I/O AC characteristics.

### 6.3.15 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor,  $R_{PU}$  (see *Table 53*).

Unless otherwise specified, the parameters given in *Table 56* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 22*.

| Symbol                               | Parameter                                       | Conditions        | Min  | Тур | Max   | Unit |
|--------------------------------------|---|-------------------|--|-----|---|------|
| V <sub>IL(NRST)</sub> <sup>(1)</sup> | NRST Input low level voltage                    | -                 | -  | -   | 0.3V <sub>DD</sub> +<br>0.07 <sup>(1)</sup> | V    |
| V <sub>IH(NRST)</sub> <sup>(1)</sup> | NRST Input high level voltage                   | -                 | 0.445V <sub>DD</sub> +<br>0.398 <sup>(1)</sup> | -   | -   | v    |
| V <sub>hys(NRST)</sub>               | NRST Schmitt trigger voltage hysteresis         | -                 | -  | 200 | -   | mV   |
| R <sub>PU</sub>                      | Weak pull-up equivalent resistor <sup>(2)</sup> | $V_{IN} = V_{SS}$ | 25   | 40  | 55  | kΩ   |
| V <sub>F(NRST)</sub> <sup>(1)</sup>  | NRST Input filtered pulse                       | -                 | -  | -   | 100 <sup>(1)</sup>                          | ns   |
| V <sub>NF(NRST)</sub> <sup>(1)</sup> | NRST Input not filtered pulse                   | -                 | 500 <sup>(1)</sup>                             | -   | -   | ns   |

Table 56. NRST pin characteristics

1. Guaranteed by design.

2. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance must be minimum (~10% order).



#### **USB** characteristics

| Symbol                              | Parameter                    | Мах | Unit |
|-------------------------------------|------------------------------|-----|------|
| t <sub>STARTUP</sub> <sup>(1)</sup> | USB transceiver startup time | 1   | μs   |

1. Guaranteed by design.

| <b>Fable</b> | 64. | USB | DC | electrical | characteristics |
|--------------|-----|-----|----|------------|-----------------|
| abic         | υ   | 000 |    | Ciccuicai  | characteristics |

| Symbol                         | Parameter                            | Conditions  | Min. <sup>(1)</sup> | Max. <sup>(1)</sup> | Unit |
|--------------------------------|--------------------------------------|---|---------------------|---------------------|------|
| Input leve                     | els                                  |   |                     |                     |      |
| V <sub>DD</sub>                | USB operating voltage <sup>(2)</sup> |   | 3.0 <sup>(3)</sup>  | 3.6                 | V    |
| V <sub>DI</sub> <sup>(4)</sup> | Differential input sensitivity       | I(USB_DP, USB_DM)   | 0.2                 | -                   |      |
| V <sub>CM</sub> <sup>(4)</sup> | Differential common mode range       | Includes V <sub>DI</sub> range                                      | 0.8                 | 2.5                 | V    |
| V <sub>SE</sub> <sup>(4)</sup> | Single ended receiver threshold      |   | 1.3                 | 2.0                 |      |
| Output levels                  |                                      |   |                     |                     |      |
| V <sub>OL</sub>                | Static output level low              | ${\sf R}_{\sf L}$ of 1.5 k $\Omega$ to 3.6 ${\sf V}^{(5)}$          | -                   | 0.3                 | V    |
| V <sub>OH</sub>                | Static output level high             | ${\sf R}_{\sf L}$ of 15 ${\sf k}\Omega$ to ${\sf V}_{\sf SS}^{(5)}$ | 2.8                 | 3.6                 |      |

1. All the voltages are measured from the local ground potential.

2. To be compliant with the USB 2.0 full-speed electrical specification, the USB\_DP (D+) pin should be pulled up with a 1.5 k $\Omega$  resistor to a 3.0-to-3.6 V voltage range.

3. The STM32F3xxx USB functionality is ensured down to 2.7 V but not the full USB electrical characteristics which are degraded in the 2.7-to-3.0 V  $V_{DD}$  voltage range.

- 4. Guaranteed by design.
- 5.  $R_L$  is the load connected on the USB drivers.





## Table 65. USB: Full-speed electrical characteristics<sup>(1)</sup>

| Symbol                 | Parameter                | Conditions             | Min | Тур | Мах | Unit |
|------------------------|--------------------------|------------------------|-----|-----|-----|------|
| Driver characteristics |                          |                        |     |     |     |      |
| t <sub>r</sub>         | Rise time <sup>(2)</sup> | C <sub>L</sub> = 50 pF | 4   | -   | 20  | ns   |
| t <sub>f</sub>         | Fall time <sup>(2)</sup> | C <sub>L</sub> = 50 pF | 4   | -   | 20  | ns   |



| S  |
|----|
| -  |
| ~  |
| 2  |
| ω. |
| R  |
|    |
| ω  |
| 8  |
| 2  |
| ~  |
| 0, |
| S  |
| -  |
| z  |
| 2  |
| 8  |
| ¥  |
|    |
| ×  |
| 2  |
| 5  |
| 6  |
| ~  |

| Table 66. ADC characteristics (continued)  |  |  |  |   |  |  |  |  |
|--|--|--|--|---|--|--|--|--|
| Parameter  | Conditions   | Min  | Тур  | Max   | Unit   |  |  |  |
| Internal sample and hold capacitor   | -  | -  | 5  | -   | pF   |  |  |  |
| Calibration time   | f <sub>ADC</sub> = 72 MHz  |  | 1.56   |   |  |  |  |  |
|  | -  |  | 112  |   | 1/f <sub>ADC</sub>   |  |  |  |
| Trigger conversion latency   | CKMODE = 00  | 1.5  | 2  | 2.5   | 1/f <sub>ADC</sub>   |  |  |  |
| Regular and injected   | CKMODE = 01  | -  | -  | 2   | 1/f <sub>ADC</sub>   |  |  |  |
| channels without conversion  | CKMODE = 10  | -  | -  | 2.25  | 1/f <sub>ADC</sub>   |  |  |  |
| abort  | CKMODE = 11  | -  | -  | 2.125   | 1/f <sub>ADC</sub>   |  |  |  |
| Trigger conversion latency<br>Injected channels aborting a<br>regular conversion | CKMODE = 00  | 2.5  | 3  | 3.5   | 1/f <sub>ADC</sub>   |  |  |  |
|  | CKMODE = 01  | -  | -  | 3   | 1/f <sub>ADC</sub>   |  |  |  |
|  | CKMODE = 10  | -  | -  | 3.25  | 1/f <sub>ADC</sub>   |  |  |  |
|  | CKMODE = 11  | -  | -  | 3.125   | 1/f <sub>ADC</sub>   |  |  |  |
| Sampling time  | f <sub>ADC</sub> = 72 MHz  | 0.021  | -  | 8.35  | μs   |  |  |  |
|  | -  | 1.5  | -  | 601.5   | 1/f <sub>ADC</sub>   |  |  |  |
| ADC Voltage Regulator<br>Start-up time   | -  | -  | -  | 10  | μs   |  |  |  |
| Power-up time  | -  |  | conversion<br>cycle  |   |  |  |  |  |
| Total conversion time  | f <sub>ADC</sub> = 72 MHz<br>Resolution = 12 bits  | 0.19   | -  | 8.52  | μs   |  |  |  |
| (including sampling time)  | Resolution = 12 bits   | 14 to 614 (t <sub>S</sub> for sampling + 12.5 for<br>successive approximation)   |  |   | 1/f <sub>ADC</sub>   |  |  |  |
| Common mode input signal   | ADC differential mode  | (V <sub>SSA</sub> + V <sub>REF+</sub> )/2<br>- 0.18  | (V <sub>SSA</sub> + V <sub>REF+</sub> )/2  | (V <sub>SSA</sub> + V <sub>REF+</sub> )/2<br>+ 0.18   | v  |  |  |  |
|  | ParameterInternal sample and hold<br>capacitorCalibration timeCalibration timeTrigger conversion latency<br>Regular and injected<br>channels without conversion<br>abortTrigger conversion latency<br>Injected channels aborting a<br>regular conversionSampling timeADC Voltage Regulator<br>Start-up timePower-up timeTotal conversion time<br>(including sampling time)Common mode input signal | Table 66. ADC charaParameterConditionsInternal sample and hold<br>capacitor-Calibration time $f_{ADC} = 72 \text{ MHz}$ Calibration time-Trigger conversion latency<br>Regular and injected<br>channels without conversion<br>abortCKMODE = 00Trigger conversion latency<br>Injected channels aborting a<br>regular conversionCKMODE = 10Trigger conversion latency<br>Injected channels aborting a<br>regular conversionCKMODE = 01Trigger conversion latency<br>Injected channels aborting a<br>regular conversionCKMODE = 11Trigger conversionCKMODE = 10CKMODE = 10CKMODE = 11Sampling time-ADC Voltage Regulator<br>Start-up time-Power-up time-Total conversion time<br>(including sampling time) $f_{ADC} = 72 \text{ MHz}$ Resolution = 12 bitsResolution = 12 bitsCommon mode input signalADC differential mode | Table 66. ADC characteristics (continueParameterConditionsMinInternal sample and hold<br>capacitorCalibration time $f_{ADC} = 72 \text{ MHz}$ -Calibration timeTrigger conversion latency<br>Regular and injected<br>channels without conversion<br>abortCKMODE = 001.5Trigger conversion latency<br>Regular and injected<br>channels without conversion<br>abortCKMODE = 01-Trigger conversion latency<br>lipected channels aborting a<br>regular conversionCKMODE = 10-Trigger conversion latency<br>lipected channels aborting a<br>regular conversionCKMODE = 01-Trigger conversion latency<br>lipected channels aborting a<br>regular conversionCKMODE = 10-Trigger conversionCKMODE = 10-CKMODE = 10CKMODE = 11Sampling time-1.5ADC Voltage Regulator<br>Start-up timePower-up timeTotal conversion time<br>(including sampling time) $f_{ADC} = 72 \text{ MHz}$<br>Resolution = 12 bits0.19Common mode input signalADC differential mode $(V_{SSA} + V_{REF+})/2$<br>- 0.18 | $\begin{tabular}{ c c c c } \hline Table 66. ADC characteristics (continued) \\ \hline Parameter & Conditions & Min & Typ \\ \hline Internal sample and hold capacitor & - & 5 \\ \hline Internal sample and hold capacitor & - & 5 \\ \hline Internal sample and hold capacitor & - & 5 \\ \hline Internal sample and hold capacitor & - & 5 \\ \hline Calibration time & & & & & & & & & & & & & & & & & & &$ | Table 66. ADC characteristics (continued)ParameterConditionsMinTypMaxInternal sample and hold<br>capacitor5-Calibration time $f_{ADC} = 72 \text{ MHz}$ $1.56$ -Calibration time $f_{ADC} = 72 \text{ MHz}$ $1.56$ -Trigger conversion latency<br>Regular and injected<br>channels without conversion<br>abortCKMODE = 00 $1.5$ 2 $2.5$ CKMODE = 012 $2.5$ CKMODE = 10 $2.25$ CKMODE = 10 $2.25$ CKMODE = 10 $2.25$ CKMODE = 00 $2.5$ $3$ $3.5$ Trigger conversion latency<br>Injected channels aborting a<br>regular conversion<br>legular conversionCKMODE = 01Trigger conversion latency<br>Injected channels aborting a<br>regular conversion $f_{ADC} = 72 \text{ MHz}$ $0.021$ - $3.25$ Sampling time $f_{ADC} = 72 \text{ MHz}$ $0.021$ - $8.35$ ADC Voltage Regulator<br>Start-up time10Power-up time1Total conversion time<br>(Including sampling time) $f_{ADC} = 72 \text{ MHz}$ $0.19$ - $8.52$ Total conversion time<br>(Including sampling time) $f_{ADC} = 72 \text{ MHz}$ $0.19$ - $8.52$ Common mode input signalADC differential mode $(V_{SSA} + V_{REF+})/2$<br>$0.18$ $(V_{SSA} + V_{REF+})/2$<br>$V_{C} 1.8$ $(V_{SSA} + V_{REF+})/2$<br>$V_{C} 1.8$ |  |  |  |

1. Data guaranteed by design.

103/138

DocID025147 Rev 6



Figure 36. OPAMP Voltage Noise versus Frequency



| Dimension      | Recommended values                             |  |  |  |
|----------------|--|--|--|--|
| Pitch          | 0.4  |  |  |  |
| Doad           | 260 μm max. (circular)                         |  |  |  |
| Deau           | 220 µm recommended                             |  |  |  |
| Dsm            | 300 μm min. (for 260 μm diameter pad)          |  |  |  |
| PCB pad design | Non-solder mask defined via underbump allowed. |  |  |  |

 Table 78. WLCSP49 recommended PCB design rules (0.4 mm pitch)

#### **Device marking**

The following figure gives an example of topside marking orientation versus ball A1 identifier location.



Figure 39. WLCSP49 marking example (package top view)

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.



# 7.3 LQFP48 package information

Figure 43. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline



1. Drawing is not to scale.



| Cumhal |       | millimeters |       |        | inches <sup>(1)</sup> |        |
|--------|-------|-------------|-------|--------|-----------------------|--------|
| Cymbol | Min   | Тур         | Мах   | Min    | Тур                   | Мах    |
| А      | -     | -           | 1.600 | -      | -                     | 0.0630 |
| A1     | 0.050 | -           | 0.150 | 0.0020 | -                     | 0.0059 |
| A2     | 1.350 | 1.400       | 1.450 | 0.0531 | 0.0551                | 0.0571 |
| b      | 0.170 | 0.220       | 0.270 | 0.0067 | 0.0087                | 0.0106 |
| с      | 0.090 | -           | 0.200 | 0.0035 | -                     | 0.0079 |
| D      | 8.800 | 9.000       | 9.200 | 0.3465 | 0.3543                | 0.3622 |
| D1     | 6.800 | 7.000       | 7.200 | 0.2677 | 0.2756                | 0.2835 |
| D3     | -     | 5.500       | -     | -      | 0.2165                | -      |
| E      | 8.800 | 9.000       | 9.200 | 0.3465 | 0.3543                | 0.3622 |
| E1     | 6.800 | 7.000       | 7.200 | 0.2677 | 0.2756                | 0.2835 |
| E3     | -     | 5.500       | -     | -      | 0.2165                | -      |
| е      | -     | 0.500       | -     | -      | 0.0197                | -      |
| L      | 0.450 | 0.600       | 0.750 | 0.0177 | 0.0236                | 0.0295 |
| L1     | -     | 1.000       | -     | -      | 0.0394                | -      |
| k      | 0°    | 3.5°        | 7°    | 0°     | 3.5°                  | 7°     |
| CCC    | -     | -           | 0.080 | -      | -                     | 0.0031 |

# Table 80. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package mechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.



#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics – All rights reserved

DocID025147 Rev 6

