



Welcome to **E-XFL.COM** 

Understanding <u>Embedded - DSP (Digital Signal Processors)</u>

Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

## Applications of <u>Embedded - DSP (Digital Signal Processors)</u>

Details	
Product Status	Obsolete
Туре	Fixed/Floating Point
Interface	Host Interface, Link Port, Multi-Processor
Clock Rate	600MHz
Non-Volatile Memory	External
On-Chip RAM	3MB
Voltage - I/O	2.50V
Voltage - Core	1.20V
Operating Temperature	-40°C ~ 85°C (TC)
Mounting Type	Surface Mount
Package / Case	576-BBGA
Supplier Device Package	576-BGA-ED (25x25)
Purchase URL	https://www.e-xfl.com/product-detail/analog-devices/adsp-ts201sabp-060

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

The IALUs have hardware support for circular buffers, bit reverse, and zero-overhead looping. Circular buffers facilitate efficient programming of delay lines and other data structures required in digital signal processing, and they are commonly used in digital filters and Fourier transforms. Each IALU provides registers for four circular buffers, so applications can set up a total of eight circular buffers. The IALUs handle address pointer wraparound automatically, reducing overhead, increasing performance, and simplifying implementation. Circular buffers can start and end at any memory location.

Because the IALU's computational pipeline is one cycle deep, in most cases integer results are available in the next cycle. Hardware (register dependency check) causes a stall if a result is unavailable in a given cycle.

### **PROGRAM SEQUENCER**

The ADSP-TS201S processor's program sequencer supports the following:

- A fully interruptible programming model with flexible programming in assembly and C/C++ languages; handles hardware interrupts with high throughput and no aborted instruction cycles
- A 10-cycle instruction pipeline—four-cycle fetch pipe and six-cycle execution pipe—computation results available two cycles after operands are available
- Supply of instruction fetch memory addresses; the sequencer's instruction alignment buffer (IAB) caches up to five fetched instruction lines waiting to execute; the program sequencer extracts an instruction line from the IAB and distributes it to the appropriate core component for execution
- Management of program structures and program flow determined according to JUMP, CALL, RTI, RTS instructions, loop structures, conditions, interrupts, and software exceptions
- Branch prediction and a 128-entry branch target buffer (BTB) to reduce branch delays for efficient execution of conditional and unconditional branch instructions and zero-overhead looping; correctly predicted branches occur with zero overhead cycles, overcoming the five-to-nine stage branch penalty
- Compact code without the requirement to align code in memory; the IAB handles alignment

### **Interrupt Controller**

The DSP supports nested and nonnested interrupts. Each interrupt type has a register in the interrupt vector table. Also, each has a bit in both the interrupt latch register and the interrupt mask register. All interrupts are fixed as either level-sensitive or edge-sensitive, except the  $\overline{IRQ3-0}$  hardware interrupts, which are programmable.

The DSP distinguishes between hardware interrupts and software exceptions, handling them differently. When a software exception occurs, the DSP aborts all other instructions in the instruction pipe. When a hardware interrupt occurs, the DSP continues to execute instructions already in the instruction pipe.

#### Flexible Instruction Set

The 128-bit instruction line, which can contain up to four 32-bit instructions, accommodates a variety of parallel operations for concise programming. For example, one instruction line can direct the DSP to conditionally execute a multiply, an add, and a subtract in both computation blocks while it also branches to another location in the program. Some key features of the instruction set include:

- CLU instructions for communications infrastructure to govern trellis decoding (for example, Viterbi and Turbo decoders) and despreading via complex correlations
- · Algebraic assembly language syntax
- Direct support for all DSP, imaging, and video arithmetic types
- Eliminates toggling DSP hardware modes because modes are supported as options (for example, rounding, saturation, and others) within instructions
- Branch prediction encoded in instruction; enables zerooverhead loops
- · Parallelism encoded in instruction line
- Conditional execution optional for all instructions
- User-defined partitioning between program and data memory

#### **DSP MEMORY**

The DSP's internal and external memory is organized into a unified memory map, which defines the location (address) of all elements in the system, as shown in Figure 3.

The memory map is divided into four memory areas—host space, external memory, multiprocessor space, and internal memory—and each memory space, except host memory, is subdivided into smaller memory spaces.

The ADSP-TS201S processor internal memory has 24M bits of on-chip DRAM memory, divided into six blocks of 4M bits (128K words × 32 bits). Each block—M0, M2, M4, M6, M8, and M10—can store program instructions, data, or both, so applications can configure memory to suit specific needs. Placing program instructions and data in different memory blocks, however, enables the DSP to access data while performing an instruction fetch. Each memory segment contains a 128K bit cache to enable single cycle access to internal DRAM.

The six internal memory blocks connect to the four 128-bit wide internal buses through a crossbar connection, enabling the DSP to perform four memory transfers in the same cycle. The DSP's internal bus architecture provides a total memory bandwidth of




Figure 3. ADSP-TS201S Memory Map

33.6G bytes per second, enabling the core and I/O to access eight 32-bit data-words and four 32-bit instructions each cycle. The DSP's flexible memory structure enables:

- DSP core and I/O accesses to different memory blocks in the same cycle
- DSP core access to three memory blocks in parallel—one instruction and two data accesses
- · Programmable partitioning of program and data memory
- Program access of all memory as 32-, 64-, or 128-bit words—16-bit words with the DAB

# EXTERNAL PORT (OFF-CHIP MEMORY/PERIPHERALS INTERFACE)

The ADSP-TS201S processor's external port provides the DSP's interface to off-chip memory and peripherals. The 4G word address space is included in the DSP's unified address space.

The separate on-chip buses—four 128-bit data buses and four 32-bit address buses—are multiplexed at the SOC interface and transferred to the external port over the SOC bus to create an external system bus transaction. The external system bus provides a single 64-bit data bus and a single 32-bit address bus. The external port supports data transfer rates of 1G byte per second over the external bus.

The external bus can be configured for 32-bit or 64-bit, little-endian operations. When the system bus is configured for 64-bit operations, the lower 32 bits of the external data bus connect to even addresses, and the upper 32 bits connect to odd addresses.

The external port supports pipelined, slow, and SDRAM protocols. Addressing of external memory devices and memorymapped peripherals is facilitated by on-chip decoding of high order address lines to generate memory bank select signals. The ADSP-TS201S processor provides programmable memory, pipeline depth, and idle cycle for synchronous accesses; and external acknowledge controls to support interfacing to pipelined or slow devices, host processors, and other memory-mapped peripherals with variable access, hold, and disable time requirements.

#### **Host Interface**

The ADSP-TS201S processor provides an easy and configurable interface between its external bus and host processors through the external port (see Figure 4). To accommodate a variety of host processors, the host interface supports pipelined or slow protocols for ADSP-TS201S processor access of the host as slave or pipelined for host access of the ADSP-TS201S processor as slave. Each protocol has programmable transmission parameters, such as idle cycles, pipe depth, and internal wait cycles.

The host interface supports burst transactions initiated by a host processor. After the host issues the starting address of the burst and asserts the BRST signal, the DSP increments the address internally while the host continues to assert BRST.

The host interface provides a deadlock recovery mechanism that enables a host to recover from deadlock situations involving the DSP. The  $\overline{BOFF}$  signal provides the deadlock recovery mechanism. When the host asserts  $\overline{BOFF}$ , the DSP backs off the current transaction and asserts  $\overline{HBG}$  and relinquishes the external bus.

The host can directly read or write the internal memory of the ADSP-TS201S processor, and it can access most of the DSP registers, including DMA control (TCB) registers. Vector interrupts support efficient execution of host commands.

### **Multiprocessor Interface**

The ADSP-TS201S processor offers powerful features tailored to multiprocessing DSP systems through the external port and link ports (see Figure 4). This multiprocessing capability provides the highest bandwidth for interprocessor communication, including:

- Up to eight DSPs on a common bus
- On-chip arbitration for glueless multiprocessing
- Link ports for point-to-point communication

The external port and link ports provide integrated, glueless multiprocessing support.

The external port supports a unified address space (see Figure 3) that enables direct interprocessor accesses of each ADSP-TS201S processor's internal memory and registers. The DSP's on-chip distributed bus arbitration logic provides simple, glueless connection for systems containing up to eight ADSP-TS201S processors and a host processor. Bus arbitration has a rotating priority. Bus lock supports indivisible readmodify-write sequences for semaphores. A bus fairness feature prevents one DSP from holding the external bus too long.

The DSP's four link ports provide a second path for interprocessor communications with throughput of 4G bytes per second. The cluster bus provides 1G byte per second throughput—with a total of 4.8G bytes per second interprocessor bandwidth (limited by SOC bandwidth).

### **SDRAM Controller**

The SDRAM controller controls the ADSP-TS201S processor's transfers of data to and from external synchronous DRAM (SDRAM) at a throughput of 32 bits or 64 bits per SCLK cycle using the external port and SDRAM control pins.

The SDRAM interface provides a glueless interface with standard SDRAMs—16M bit, 64M bit, 128M bit, 256M bit, and 512M bit. The DSP supports directly a maximum of four banks of 64M words × 32 bits of SDRAM. The SDRAM interface is mapped in external memory in each DSP's unified memory map.

### **EPROM** Interface

The ADSP-TS201S processor can be configured to boot from an external 8-bit EPROM at reset through the external port. An automatic process (which follows reset) loads a program from the EPROM into internal memory. This process uses 16 wait cycles for each read access. During booting, the BMS pin functions as the EPROM chip select signal. The EPROM boot procedure uses DMA Channel 0, which packs the bytes into 32-bit instructions. Applications can also access the EPROM (write flash memories) during normal operation through DMA.

The EPROM or flash memory interface is not mapped in the DSP's unified memory map. It is a byte address space limited to a maximum of 16M bytes (24 address bits). The EPROM or flash memory interface can be used after boot via a DMA.

### **DMA CONTROLLER**

The ADSP-TS201S processor's on-chip DMA controller, with 14 DMA channels, provides zero-overhead data transfers without processor intervention. The DMA controller operates independently and invisibly to the DSP's core, enabling DMA operations to occur while the DSP's core continues to execute program instructions.

The DMA controller performs DMA transfers between internal memory, external memory, and memory-mapped peripherals; the internal memory of other DSPs on a common bus, a host processor, or link port I/O; between external memory and external peripherals or link port I/O; and between an external bus master and internal memory or link port I/O. The DMA controller performs the following DMA operations:

- External port block transfers. Four dedicated bidirectional DMA channels transfer blocks of data between the DSP's internal memory and any external memory or memorymapped peripheral on the external bus. These transfers support master mode and handshake mode protocols.
- Link port transfers. Eight dedicated DMA channels (four transmit and four receive) transfer quad-word data only between link ports and between a link port and internal or

### **LINK PORTS (LVDS)**

The DSP's four full-duplex link ports each provide additional four-bit receive and four-bit transmit I/O capability, using low voltage, differential-signal (LVDS) technology. With the ability to operate at a double data rate—latching data on both the rising and falling edges of the clock—running at up to 500 MHz, each link port can support up to 500M bytes per second per direction, for a combined maximum throughput of 4G bytes per second.

The link ports provide an optional communications channel that is useful in multiprocessor systems for implementing point-to-point interprocessor communications. Applications can also use the link ports for booting.

Each link port has its own triple-buffered quad-word input and double-buffered quad-word output registers. The DSP's core can write directly to a link port's transmit register and read from a receive register, or the DMA controller can perform DMA transfers through eight (four transmit and four receive) dedicated link port DMA channels.

Each link port direction has three signals that control its operation. For the transmitter, LxCLKOUT is the output transmit clock, LxACKI is the handshake input to control the data flow, and the  $\overline{\text{LxBCMPO}}$  output indicates that the block transfer is complete. For the receiver, LxCLKIN is the input receive clock, LxACKO is the handshake output to control the data flow, and the  $\overline{\text{LxBCMPI}}$  input indicates that the block transfer is complete. The LxDATO3–0 pins are the data output bus for the transmitter and the LxDATI3–0 pins are the input data bus for the receiver.

Applications can program separate error detection mechanisms for transmit and receive operations (applications can use the checksum mechanism to implement consecutive link port transfers), the size of data packets, and the speed at which bytes are transmitted.

### **TIMER AND GENERAL-PURPOSE I/O**

The ADSP-TS201S processor has a timer pin (TMR0E) that generates output when a programmed timer counter has expired, and four programmable general-purpose I/O pins (FLAG3–0) that can function as either single-bit input or output. As outputs, these pins can signal peripheral devices; as inputs, they can provide the test for conditional branching.

### **RESET AND BOOTING**

The ADSP-TS201S processor has three levels of reset:

- Power-up reset after power-up of the system (SCLK, all static inputs, and strap pins are stable), the RST\_IN pin must be asserted (low).
- Normal reset for any chip reset following the power-up reset, the RST\_IN pin must be asserted (low).
- DSP-core reset when setting the SWRST bit in EMUCTL, the DSP core is reset, but not the external port or I/O.

For normal operations, tie the  $\overline{RST\_OUT}$  pin to the  $\overline{POR\_IN}$  pin.

After reset, the ADSP-TS201S processor has four boot options for beginning operation:

- Boot from EPROM.
- Boot by an external master (host or another ADSP-TS201S processor).
- Boot by link port.
- No boot—start running from memory address selected with one of the IRQ3-0 interrupt signals. See Table 2.

Using the "no boot" option, the ADSP-TS201S processor must start running from memory when one of the interrupts is asserted.

Table 2. No Boot, Run from Memory Addresses

Interrupt	Address
ĪRQ0	0x3000 0000 (External Memory)
IRQ1	0x3800 0000 (External Memory)
IRQ2	0x8000 0000 (External Memory)
IRQ3	0x0000 0000 (Internal Memory)

The ADSP-TS201S processor core always exits from reset in the idle state and waits for an interrupt. Some of the interrupts in the interrupt vector table are initialized and enabled after reset.

For more information on boot options, see the *EE-200*: *ADSP-TS20x TigerSHARC Processor Boot Loader Kernels Operation* on the Analog Devices website (www.analog.com).

### **CLOCK DOMAINS**

The DSP uses calculated ratios of the SCLK clock to operate, as shown in Figure 5. The instruction execution rate is equal to CCLK. A PLL from SCLK generates CCLK which is phase-locked. The SCLKRATx pins define the clock multiplication of SCLK to CCLK (see Table 4 on Page 12). The link port clock is generated from CCLK via a software programmable divisor, and the SOC bus operates at 1/2 CCLK. Memory transfers to external and link port buffers operate at the SOCCLK rate. SCLK also provides clock input for the external bus interface and defines the ac specification reference for the external bus signals. The external bus interface runs at the SCLK frequency. The maximum SCLK frequency is one quarter the internal DSP clock (CCLK) frequency.




Figure 5. Clock Domains


### **POWER DOMAINS**

The ADSP-TS201S processor has separate power supply connections for internal logic ( $V_{DD}$ ), analog circuits ( $V_{DD\_A}$ ), I/O buffer (V<sub>DD IO</sub>), and internal DRAM (V<sub>DD\_DRAM</sub>) power supply.

Note that the analog (V<sub>DD</sub> A) supply powers the clock generator PLLs. To produce a stable clock, systems must provide a clean power supply to power input V<sub>DD</sub> A. Designs must pay critical attention to bypassing the V<sub>DD</sub> A supply.

### FILTERING REFERENCE VOLTAGE AND CLOCKS


Figure 6 and Figure 7 show possible circuits for filtering V<sub>REF</sub>, and  $SCLK_{NEF}$ . These circuits provide the reference voltages for the switching voltage reference and system clock reference.



R1:  $2k\Omega$  SERIES RESISTOR (±1%) R2: 2.55kΩ SERIES RESISTOR (±1%)

C1: 1µF CAPACITOR (SMD) C2: 1nF CAPACITOR (HF SMD) PLACED CLOSE TO DSP'S PINS

Figure 6. V<sub>REF</sub> Filtering Scheme



R1: 2kΩ SERIES RESISTOR (±1%) R2: 2.55kΩ SERIES RESISTOR (±1%)

C1: 1µF CAPACITOR (SMD)
C2: 1nF CAPACITOR (HF SMD) PLACED CLOSE TO DSP'S PINS

\*IF CLOCK DRIVER VOLTAGE >  $V_{DD\_IO}$ 

Figure 7. SCLK\_V<sub>REF</sub> Filtering Scheme

### **DEVELOPMENT TOOLS**

The ADSP-TS201S processor is supported with a complete set of CROSSCORE®† software and hardware development tools, including Analog Devices emulators and VisualDSP++® development environment. The same emulator hardware that supports other TigerSHARC processors also fully emulates the ADSP-TS201S processor.

The VisualDSP++ project management environment lets programmers develop and debug an application. This environment includes an easy to use assembler (which is based on an algebraic syntax), an archiver (librarian/library builder), a linker, a loader, a cycle-accurate instruction-level simulator, a C/C++ compiler, and a C/C++ run-time library that includes DSP and mathematical functions. A key point for theses tools is C/C++ code efficiency. The compiler has been developed for efficient translation of C/C++ code to DSP assembly. The DSP has architectural features that improve the efficiency of compiled C/C++ code.

The VisualDSP++ debugger has a number of important features. Data visualization is enhanced by a plotting package that offers a significant level of flexibility. This graphical representation of user data enables the programmer to quickly determine the performance of an algorithm. As algorithms grow in complexity, this capability can have increasing significance on the designer's development schedule, increasing productivity. Statistical profiling enables the programmer to nonintrusively poll the processor as it is running the program. This feature, unique to VisualDSP++, enables the software developer to passively gather important code execution metrics without interrupting the real-time characteristics of the program. Essentially, the developer can identify bottlenecks in software quickly and efficiently. By using the profiler, the programmer can focus on those areas in the program that impact performance and take corrective action.

Debugging both C/C++ and assembly programs with the VisualDSP++ debugger, programmers can:

- View mixed C/C++ and assembly code (interleaved source and object information)
- · Insert breakpoints
- Set conditional breakpoints on registers, memory, and stacks
- · Trace instruction execution
- · Perform linear or statistical profiling of program execution
- Fill, dump, and graphically plot the contents of memory
- · Perform source level debugging
- Create custom debugger windows

The VisualDSP++ IDE lets programmers define and manage DSP software development. Its dialog boxes and property pages let programmers configure and manage all of the TigerSHARC processor development tools, including the color syntax highlighting in the VisualDSP++ editor. This capability permits programmers to:

- · Control how the development tools process inputs and generate outputs
- Maintain a one-to-one correspondence with the tool's command line switches

The VisualDSP++ Kernel (VDK) incorporates scheduling and resource management tailored specifically to address the memory and timing constraints of DSP programming. These capabilities enable engineers to develop code more effectively,

<sup>†</sup> CROSSCORE is a registered trademark of Analog Devices, Inc.

<sup>&</sup>lt;sup>‡</sup> VisualDSP++ is a registered trademark of Analog Devices, Inc.

eliminating the need to start from the very beginning when developing new application code. The VDK features include threads, critical and unscheduled regions, semaphores, events, and device flags. The VDK also supports priority-based, preemptive, cooperative, and time-sliced scheduling approaches. In addition, the VDK was designed to be scalable. If the application does not use a specific feature, the support code for that feature is excluded from the target system.

Because the VDK is a library, a developer can decide whether to use it or not. The VDK is integrated into the VisualDSP++ development environment, but can also be used via standard command line tools. When the VDK is used, the development environment assists the developer with many error-prone tasks and assists in managing system resources, automating the generation of various VDK-based objects, and visualizing the system state, when debugging an application that uses the VDK.

VCSE is Analog Devices' technology for creating, using, and reusing software components (independent modules of substantial functionality) to quickly and reliably assemble software applications. It also is used for downloading components from the Web, dropping them into the application, and publishing component archives from within VisualDSP++. VCSE supports component implementation in C/C++ or assembly language.

Use the expert linker to visually manipulate the placement of code and data on the embedded system, view memory use in a color-coded graphical form, easily move code and data to different areas of the DSP or external memory with a drag of the mouse, and examine runtime stack and heap usage. The expert linker is fully compatible with existing linker definition file (LDF), allowing the developer to move between the graphical and textual environments.

Analog Devices DSP emulators use the IEEE 1149.1 JTAG test access port of the ADSP-TS201S processor to monitor and control the target board processor during emulation. The emulator provides full speed emulation, allowing inspection and modification of memory, registers, and processor stacks. Nonintrusive in-circuit emulation is assured by the use of the processor's JTAG interface—the emulator does not affect target system loading or timing.

In addition to the software and hardware development tools available from Analog Devices, third parties provide a wide range of tools supporting the TigerSHARC processor family. Hardware tools include TigerSHARC processor PC plug-in cards. Third party software tools include DSP libraries, real-time operating systems, and block diagram design tools.

### **EVALUATION KIT**

Analog Devices offers a range of EZ-KIT Lite<sup>®†</sup> evaluation platforms to use as a cost-effective method to learn more about developing or prototyping applications with Analog Devices processors, platforms, and software tools. Each EZ-KIT Lite includes an evaluation board along with an evaluation suite of the VisualDSP++ development and debugging environment with the C/C++ compiler, assembler, and linker. Also included

are sample application programs, power supply, and a USB cable. All evaluation versions of the software tools are limited for use only with the EZ-KIT Lite product.

The USB controller on the EZ-KIT Lite board connects the board to the USB port of the user's PC, enabling the VisualDSP++ evaluation suite to emulate the on-board processor in-circuit. This permits the customer to download, execute, and debug programs for the EZ-KIT Lite system. It also allows in-circuit programming of the on-board flash device to store user-specific boot code, enabling the board to run as a standalone unit, without being connected to the PC.

With a full version of VisualDSP++ installed (sold separately), engineers can develop software for the EZ-KIT Lite or any custom-defined system. Connecting one of Analog Devices JTAG emulators to the EZ-KIT Lite board enables high speed, nonintrusive emulation.

# DESIGNING AN EMULATOR-COMPATIBLE DSP BOARD (TARGET)

The Analog Devices family of emulators are tools that every DSP developer needs in order to test and debug hardware and software systems. Analog Devices has supplied an IEEE 1149.1 JTAG test access port (TAP) on each JTAG DSP. The emulator uses the TAP to access the internal features of the DSP, allowing the developer to load code, set breakpoints, observe variables, observe memory, and examine registers. The DSP must be halted to send data and commands, but once an operation has been completed by the emulator, the DSP system is set running at full speed with no impact on system timing.

To use these emulators, the target board must include a header that connects the DSP's JTAG port to the emulator.

For details on target board design issues including mechanical layout, single processor connections, multiprocessor scan chains, signal buffering, signal termination, and emulator pod logic, see the *EE-68: Analog Devices JTAG Emulation Technical Reference* on the Analog Devices website (www.analog.com)— use the string "EE-68" in site search. This document is updated regularly to keep pace with improvements to emulator support.

### ADDITIONAL INFORMATION

This data sheet provides a general overview of the ADSP-TS201S processor's architecture and functionality. For detailed information on the ADSP-TS201S processor's core architecture and instruction set, see the ADSP-TS201 Tiger-SHARC Processor Hardware Reference and the ADSP-TS201 TigerSHARC Processor Programming Reference. For detailed information on the development tools for this processor, see the VisualDSP++ User's Guide for TigerSHARC Processors.

<sup>†</sup> EZ-Kit Lite is a registered trademark of Analog Devices, Inc.

### PIN FUNCTION DESCRIPTIONS

While most of the ADSP-TS201S processor's input pins are normally synchronous—tied to a specific clock—a few are asynchronous. For these asynchronous signals, an on-chip synchronization circuit prevents metastability problems. Use the ac specification for asynchronous signals when the system design requires predictable, cycle-by-cycle behavior for these signals.

The output pins can be three-stated during normal operation. The DSP three-states all output pins during reset, allowing these pins to get to their internal pull-up or pull-down state. Some pins have an internal pull-up or pull-down resistor (±30% tolerance) that maintains a known value during transitions between different drivers.

Table 3. Pin Definitions—Clocks and Reset

Signal	Туре	Term	Description
SCLKRAT2-0	I (pd)	na	Core Clock Ratio. The DSP's core clock (CCLK) rate = $n \times SCLK$ , where $n$ is user-programmable using the SCLKRATx pins to the values shown in Table 4. These pins may change only during reset; connect these pins to $V_{DD\_IO}$ or $V_{SS}$ . All reset specifications in Table 25, Table 26, and Table 27 must be satisfied. The core clock rate (CCLK) is the instruction cycle rate.
SCLK	1	na	System Clock Input. The DSP's system input clock for cluster bus. The core clock rate is user-programmable using the SCLKRATx pins. For more information, see Clock Domains on Page 9.
RST_IN	I/A	na	Reset. Sets the DSP to a known state and causes program to be in idle state. RST_IN must be asserted a specified time according to the type of reset operation. For details, see Reset and Booting on Page 9, Table 25 on Page 26, and Figure 13 on Page 26.
RST_OUT	0	na	Reset Output. Indicates that the DSP reset is complete. Connect to POR_IN.
POR_IN	I/A	na	Power-On Reset for internal DRAM. Connect to RST_OUT.

I = input; **A** = asynchronous; **O** = output; **OD** = open-drain output; **T** = three-state; **P** = power supply; **G** = ground; **pd** = internal pull-down 5 kΩ; **pu** = internal pull-up 5 kΩ; **pd**\_0 = internal pull-down 5 kΩ on DSP ID = 0; **pu**\_0 = internal pull-up 5 kΩ on DSP ID = 0; **pu**\_od\_0 = internal pull-up 5 kΩ on DSP ID = 0; **pd**\_m = internal pull-down 5 kΩ on DSP bus master; **pu**\_m = internal pull-up 5 kΩ on DSP bus master; **pu**\_ad = internal pull-up 40 kΩ. For more pull-down and pull-up information, see Electrical Characteristics on Page 22.

**Term (termination of unused pins) column symbols:** epd = external pull-down approximately 5 k $\Omega$  to V<sub>SS</sub>; epu = external pull-up approximately 5 k $\Omega$  to V<sub>DD 10</sub>, nc = not connected; na = not applicable (always used); V<sub>DD 10</sub> = connect directly to V<sub>DD 10</sub>; V<sub>SS</sub> = connect directly to V<sub>SS</sub>

Table 4. SCLK Ratio

SCLK	RAT2-0	Ratio	
000	(default)	4	
001		5	
010		6	
011		7	
100		8	
101		10	
110		12	
111		Reserved	

Table 6. Pin Definitions—External Port Arbitration

Signal	Туре	Term	Description
BR7-0	I/O	V <sub>DD_IO</sub> <sup>1</sup>	Multiprocessing Bus Request Pins. Used by the DSPs in a multiprocessor system to arbitrate for bus mastership. Each DSP drives its own $\overline{BRx}$ line (corresponding to the value of its ID2–0 inputs) and monitors all others. In systems with fewer than eight DSPs, set the unused $\overline{BRx}$ pins high ( $V_{DD\ IO}$ ).
ID2-0	I (pd)	na	Multiprocessor ID. Indicates the DSP's ID, from which the DSP determines its order in a multiprocessor system. These pins also indicate to the DSP which bus request $(\overline{BRO}-\overline{BR7})$ to assert when requesting the bus: $000 = \overline{BR0}$ , $001 = \overline{BR1}$ , $010 = \overline{BR2}$ , $011 = \overline{BR3}$ , $100 = \overline{BR4}$ , $101 = \overline{BR5}$ , $110 = \overline{BR6}$ , or $111 = \overline{BR7}$ . ID2–0 must have a
BM	O	na	constant value during system operation and can change during reset only.  Bus Master. The current bus master DSP asserts BM. For debugging only. At reset this is a strap pin. For more information, see Table 16 on Page 20.
BOFF	I	epu	Back Off. A deadlock situation can occur when the host and a DSP try to read from each other's bus at the same time. When deadlock occurs, the host can assert BOFF to force the DSP to relinquish the bus before completing its outstanding transaction.
BUSLOCK	O/T (pu_0)	na	Bus Lock Indication. Provides an indication that the current bus master has locked the bus. At reset, this is a strap pin. For more information, see Table 16 on Page 20.
HBR	1	epu	Host Bus Request. A host must assert HBR to request control of the DSP's external bus. When HBR is asserted in a multiprocessing system, the bus master relinquishes the bus and asserts HBG once the outstanding transaction is finished.
HBG	I/O/T (pu_0)	epu <sup>2</sup>	Host Bus Grant. Acknowledges HBR and indicates that the host can take control of the external bus. When relinquishing the bus, the master DSP three-states the ADDR31–0, DATA63–0, MSH, MSSD3–0, MS1–0, RD, WRL, WRH, BMS, BRST, IORD, IOWR, IOEN, RAS, CAS, SDWE, SDA10, SDCKE, LDQM, and HDQM pins, and the DSP puts the SDRAM in self-refresh mode. The DSP asserts HBG until the host deasserts HBR. In multiprocessor systems, the current bus master DSP drives HBG, and all slave DSPs monitor it.
<u>CPA</u>	I/O/OD (pu_od_0)	epu²	Core Priority Access. Asserted while the DSP's core accesses external memory. This pin enables a slave DSP to interrupt a master DSP's background DMA transfers and gain control of the external bus for core-initiated transactions. $\overline{CPA}$ is an open drain output, connected to all DSPs in the system. If not required in the system, leave $\overline{CPA}$ unconnected (external pull-ups will be required for DSP ID = 1 through ID = 7).
DPA	I/O/OD (pu_od_0)	epu <sup>2</sup>	DMA Priority Access. Asserted while a high priority DSP DMA channel accesses external memory. This pin enables a high priority DMA channel on a slave DSP to interrupt transfers of a normal priority DMA channel on a master DSP and gain control of the external bus for DMA-initiated transactions. $\overline{\text{DPA}}$ is an open drain output, connected to all DSPs in the system. If not required in the system, leave $\overline{\text{DPA}}$ unconnected (external pull-ups will be required for DSP ID = 1 through ID = 7).

I = input; **A** = asynchronous; **O** = output; **OD** = open-drain output; **T** = three-state; **P** = power supply; **G** = ground; **pd** = internal pull-down 5 kΩ; **pu** = internal pull-up 5 kΩ; **pd**\_0 = internal pull-down 5 kΩ on DSP ID = 0; **pu**\_0 = internal pull-up 5 kΩ on DSP ID = 0; **pu**\_od\_0 = internal pull-up 5 kΩ on DSP ID = 0; **pd**\_m = internal pull-down 5 kΩ on DSP bus master; **pu**\_m = internal pull-up 5 kΩ on DSP bus master; **pu**\_ad = internal pull-up 40 kΩ. For more pull-down and pull-up information, see Electrical Characteristics on Page 22.

**Term (termination of unused pins) column symbols:** epd = external pull-down approximately 5 k $\Omega$  to V<sub>SS</sub>; epu = external pull-up approximately 5 k $\Omega$  to V<sub>DD\_IO</sub>, nc = not connected; na = not applicable (always used); V<sub>DD\_IO</sub> = connect directly to V<sub>DD\_IO</sub>; V<sub>SS</sub> = connect directly to V<sub>SS</sub>

<sup>&</sup>lt;sup>1</sup> The  $\overline{BRx}$  pin matching the ID2–0 input selection for the processor should be left nc if unused. For example, the processor with ID = 000 has  $\overline{BR0}$  = nc and  $\overline{BR7-1}$  =  $V_{DD\_10}$ .

<sup>2</sup> This external pull-up resistor may be omitted for the ID = 000 TigerSHARC processor.

### ADSP-TS201S—SPECIFICATIONS

Note that component specifications are subject to change without notice. For information on link port electrical characteristics, see Link Port Low Voltage, Differential-Signal (LVDS) Electrical Characteristics, and Timing on Page 30.

### **OPERATING CONDITIONS**

Parameter	Description	Test Conditions	Grade <sup>1</sup>	Min	Тур	Max	Unit
$V_{DD}$	Internal Supply Voltage	@ CCLK = 600 MHz	060	1.14	1.20	1.26	V
		@ CCLK = 500 MHz	050	1.00	1.05	1.10	V
$V_{DD\_A}$	Analog Supply Voltage	@ CCLK = 600 MHz	060	1.14	1.20	1.26	V
		@ CCLK = 500 MHz	050	1.00	1.05	1.10	V
$V_{\text{DD\_IO}}$	I/O Supply Voltage		(all)	2.38	2.50	2.63	V
$V_{DD\_DRAM}$	Internal DRAM Supply Voltage	@ CCLK = 600 MHz	060	1.52	1.60	1.68	V
		@ CCLK = 500 MHz	050	1.425	1.500	1.575	V
$T_{CASE}$	Case Operating Temperature		Α	-40		+85	°C
$T_{CASE}$	Case Operating Temperature		W	-40		+105	°C
$V_{\text{IH1}}$	High Level Input Voltage <sup>2, 3</sup>	$@V_{DD},V_{DD\_IO} = Max$	(all)	1.7		3.63	V
$V_{\text{IH2}}$	High Level Input Voltage <sup>3, 4</sup>	$@V_{DD},V_{DD\_IO} = Max$	(all)	1.9		3.63	V
$V_{IL}$	Low Level Input Voltage <sup>3, 5</sup>	$@V_{DD},V_{DD\_IO} = Min$	(all)	-0.33		+0.8	V
$I_{DD}$	V <sub>DD</sub> Supply Current, Typical Activity <sup>6</sup>	@ CCLK = 600 MHz, $V_{DD} = 1.20 \text{ V}$ , $T_{CASE} = 25^{\circ}\text{C}$	060		2.90		Α
		@ CCLK = 500 MHz, $V_{DD} = 1.05 \text{ V}$ , $T_{CASE} = 25^{\circ}\text{C}$	050		2.06		Α
$I_{DD\_A}$	V <sub>DD_A</sub> Supply Current, Typical Activity	@ CCLK = 600 MHz, $V_{DD} = 1.20 \text{ V}$ , $T_{CASE} = 25^{\circ}\text{C}$	060		25	55	mA
		@ CCLK = 500 MHz, $V_{DD} = 1.05 \text{ V}$ , $T_{CASE} = 25^{\circ}\text{C}$	050		20	50	mA
I <sub>DD_IO</sub>	V <sub>DD_IO</sub> Supply Current, Typical Activity <sup>6</sup>	@ SCLK = 62.5 MHz, $V_{DD\_IO} = 2.5 \text{ V}$ , $T_{CASE} = 25^{\circ}\text{C}$	(all)		0.15		Α
I <sub>DD_DRAM</sub>	V <sub>DD_DRAM</sub> Supply Current, Typical Activity <sup>6</sup>	@ CCLK = 600 MHz, $V_{DD\_DRAM} = 1.6 \text{ V}$ , $T_{CASE} = 25^{\circ}\text{C}$	060		0.28	0.43	Α
		@ CCLK = 500 MHz, $V_{DD\_DRAM} = 1.5 \text{ V}$ , $T_{CASE} = 25^{\circ}\text{C}$	050		0.25	0.40	Α
$V_{REF}$	Voltage Reference		(all)	$(V_{DD\_IO}$	×0.56)±	5%	V
$SCLK_V_{REF}$	Voltage Reference		(all)	(V <sub>CLOCK_D</sub>	$_{ m orive}  imes 0.56$	5) ±5%	V

<sup>&</sup>lt;sup>1</sup> Specifications vary for different grades (for example, SABP-060, SABP-050, SWBP-050). For more information on part grades, see Ordering Guide on Page 46.

<sup>&</sup>lt;sup>2</sup> V<sub>IHI</sub> specification applies to input and bidirectional pins: SCLKRAT2-0, SCLK, ADDR31-0, DATA63-0, RD, WRL, WRH, ACK, BRST, BR7-0, BOFF, HBR, HBG, MSSD3-0, RAS, CAS, SDCKE, SDWE, TCK, FLAG3-0, DS2-0, ENEDREG.

<sup>&</sup>lt;sup>3</sup> Values represent dc case. During transitions, the inputs may overshoot or undershoot to the voltage shown in Table 18, based on the transient duty cycle. The dc case is equivalent to 100% duty cycle.

<sup>&</sup>lt;sup>4</sup>V<sub>IH2</sub> specification applies to input and bidirectional pins: TDI, TMS, TRST, CIMP1-0, ID2-0, <u>IxBCMPI</u>, LxACKI, <u>POR\_IN</u>, <u>RST\_IN</u>, <u>IRQ3-0</u>, <u>CPA</u>, <u>DPA</u>, <u>DMAR3-0</u>.

 $<sup>^{\</sup>rm 5}$  Applies to input and bidirectional pins.

<sup>&</sup>lt;sup>6</sup> For details on internal and external power calculation issues, including other operating conditions, see the *EE-170, Estimating Power for the ADSP-TS201S* on the Analog Devices website.

### TIMING SPECIFICATIONS

With the exception of DMAR3-0, IRQ3-0, TMR0E, and FLAG3-0 (input only) pins, all ac timing for the ADSP-TS201S processor is relative to a reference clock edge. Because input setup/hold, output valid/hold, and output enable/disable times are relative to a clock edge, the timing data for the ADSP-TS201S processor has few calculated (formula-based) values. For information on ac timing, see General AC Timing. For information on link port transfer timing, see Link Port Low Voltage, Differential-Signal (LVDS) Electrical Characteristics, and Timing on Page 30.

### **General AC Timing**

Timing is measured on signals when they cross the 1.25 V level as described in Figure 15 on Page 29. All delays (in nanoseconds) are measured between the point that the first signal reaches 1.25 V and the point that the second signal reaches 1.25 V.

The general ac timing data appears in Table 22 and Table 29. All ac specifications are measured with the load specified in Figure 36 on Page 38, and with the output drive strength set to strength 4. In order to calculate the output valid and hold times for different load conditions and/or output drive strengths, refer to Figure 37 on Page 38 through Figure 44 on Page 39 (Rise and Fall Time vs. Load Capacitance) and Figure 45 on Page 39 (Output Valid vs. Load Capacitance and Drive Strength).

The ac asynchronous timing data for the  $\overline{IRQ3-0}$ ,  $\overline{DMAR3-0}$ , FLAG3-0, and TMR0E pins appears in Table 21.

Table 21. AC Asynchronous Signal Specifications

Name	Description	Pulse Width Low (Min)	Pulse Width High (Min)
IRQ3-0 <sup>1</sup>	Interrupt Request	2×t <sub>SCLK</sub> ns	2×t <sub>SCLK</sub> ns
DMAR3-0 <sup>1</sup>	DMA Request	2×t <sub>SCLK</sub> ns	2×t <sub>SCLK</sub> ns
FLAG3-0 <sup>2</sup>	FLAG3-0 Input	2×t <sub>SCLK</sub> ns	2×t <sub>SCLK</sub> ns
TMR0E <sup>3</sup>	Timer 0 Expired	4×t <sub>SCLK</sub> ns	_

<sup>&</sup>lt;sup>1</sup> These input pins have Schmitt triggers and therefore do not need to be synchronized to a clock reference.

Table 22. Reference Clocks—Core Clock (CCLK) Cycle Time

		Grade = 060 (600 MHz)		Grade = 050 (500 MHz)		
Parameter	Description	Min	Max	Min	Max	Unit
t <sub>CCLK</sub> 1	Core Clock Cycle Time	1.67	12.5	2.0	12.5	ns

<sup>&</sup>lt;sup>1</sup> CCLK is the internal processor clock or instruction cycle time. The period of this clock is equal to the system clock period (t<sub>SCLK</sub>) divided by the system clock ratio (SCLKRAT2-0). For information on available part numbers for different internal processor clock rates, see the Ordering Guide on Page 46.




Figure 9. Reference Clocks—Core Clock (CCLK) Cycle Time

<sup>&</sup>lt;sup>2</sup> For output specifications on FLAG3-0 pins, see Table 29.

<sup>&</sup>lt;sup>3</sup> This pin is a strap option. During reset, an internal resistor pulls the pin low.

Table 29. AC Signal Specifications

(All values in this table are in nanoseconds.)

(All values III this table are						T 41	U	1
Name	Description	Input Setup (Min)	Input Hold (Min)	Output Valid (Max)	Output Hold (Min)	Output Enable (Min) <sup>1</sup>	Output Disable (Max) <sup>1</sup>	Reference Clock
ADDR31-0	External Address Bus	1.5	0.5	4.0	1.0	1.15	2.0	SCLK
DATA63-0	External Data Bus	1.5	0.5	4.0	1.0	1.15	2.0	SCLK
MSH	Memory Select HOST Line	_	_	4.0	1.0	1.15	2.0	SCLK
MSSD3-0	Memory Select SDRAM Lines	1.5	0.5	4.0	1.0	1.0	2.0	SCLK
MS1-0	Memory Select for Static Blocks	_	_	4.0	1.0	1.15	2.0	SCLK
RD	Memory Read	1.5	0.5	4.0	1.0	1.15	2.0	SCLK
WRL	Write Low Word	1.5	0.5	4.0	1.0	1.15	2.0	SCLK
WRH	Write High Word	1.5	0.5	4.0	1.0	1.15	2.0	SCLK
ACK	Acknowledge for Data High to Low	1.5	0.5	3.6	1.0	1.15	2.0	SCLK
	Acknowledge for Data Low to High	1.5	0.5	4.2	0.9	1.15	2.0	SCLK
SDCKE	SDRAM Clock Enable	1.5	0.5	4.0	1.0	1.15	2.0	SCLK
RAS	Row Address Select	1.5	0.5	4.0	1.0	1.15	2.0	SCLK
CAS	Column Address Select	1.5	0.5	4.0	1.0	1.15	2.0	SCLK
SDWE	SDRAM Write Enable	1.5	0.5	4.0	1.0	1.15	2.0	SCLK
LDQM	Low Word SDRAM Data Mask	_	_	4.0	1.0	1.15	2.0	SCLK
HDQM	High Word SDRAM Data Mask	_	_	4.0	1.0	1.15	2.0	SCLK
SDA10	SDRAM ADDR10	_	_	4.0	1.0	1.15	2.0	SCLK
HBR	Host Bus Request	1.5	0.5	<del>-</del>	_	1.15	_	SCLK
HBG	Host Bus Grant	1.5	0.5	4.0	1.0	1.15	2.0	SCLK
BOFF	Back Off Request	1.5	0.5	4.0	1.0	1.15	2.0	SCLK
BUSLOCK	Bus Lock	1.5		4.0	1.0	1.15	2.0	SCLK
BRST	Burst Pin	1.5	0.5	4.0	1.0	1.15	2.0	SCLK
BR7-0		1.5	0.5	4.0	1.0	1.13		SCLK
BM BM	Multiprocessing Bus Request Pins	1.5	0.5		1.0		-	SCLK
IORD	Bus Master Debug Aid Only		-	4.0	1.0		_	SCLK
	I/O Read Pin		-	4.0		1.0	2.0	
IOWR	I/O Write Pin	-	_	4.0	1.0	1.15	2.0	SCLK
IOEN	I/O Enable Pin		_	4.0	1.0	1.15	2.0	SCLK
CPA	Core Priority Access High to Low	1.5	0.5	4.0	1.0	0.75	2.0	SCLK
<del></del>	Core Priority Access Low to High	1.5	0.5	29.5	2.0	0.75	2.0	SCLK
DPA	DMA Priority Access High to Low	1.5	0.5	4.0	1.0	0.75	2.0	SCLK
2116	DMA Priority Access Low to High	1.5	0.5	29.5	2.0	0.75	2.0	SCLK
BMS	Boot Memory Select	-	-	4.0	1.0	1.15	2.0	SCLK
FLAG3-0 <sup>2</sup>	FLAG Pins	I-	<u>                                     </u>	4.0	1.0	1.15	2.0	SCLK
RST_IN <sup>3, 4</sup>	Global Reset Pin	1.5	2.5	-	-	-	-	SCLK <sup>5</sup>
TMS	Test Mode Select (JTAG)	1.5	0.5	_	_	_	_	TCK
TDI	Test Data Input (JTAG)	1.5	0.5	_	_	_	_	TCK
TDO	Test Data Output (JTAG)	-	_	4.0	1.0	0.75	2.0	TCK <sup>6</sup>
TRST <sup>3, 4</sup>	Test Reset (JTAG)	1.5	0.5	-	-	-	-	TCK
EMU <sup>7</sup>	Emulation High to Low	-	_	5.5	2.0	1.15	4.0	TCK or SCLK
ID2-0 <sup>8</sup>	Static Pins—Must Be Constant	-	-	_	-	-		_
CONTROLIMP1-0 <sup>8</sup>	Static Pins—Must Be Constant	-	_	_	_	_	<u> -</u>	

### Link Port Low Voltage, Differential-Signal (LVDS) Electrical Characteristics, and Timing

Table 30 and Table 31 with Figure 16 provide the electrical characteristics for the LVDS link ports. The LVDS link port signal definitions represent all differential signals with a  $V_{\rm OD}=0~V$  level and use signal naming without N (negative) and P (positive) suffixes (see Figure 17).

Table 30. Link Port LVDS Transmit Electrical Characteristics

Parameter	Description	<b>Test Conditions</b>	Min	Max	Unit
V <sub>OH</sub>	Output Voltage High, V <sub>O_P</sub> or V <sub>O_N</sub>	$R_L = 100 \ \Omega$		1.85	V
$V_{OL}$	Output Voltage Low, $V_{O\_P}$ or $V_{O\_N}$	$R_L=100\;\Omega$	0.92		V
$ V_{OD} $	Output Differential Voltage	$R_L=100\;\Omega$	300	650	mV
I <sub>OS</sub>	Short-Circuit Output Current	$V_{O_P}$ or $V_{O_N} = 0 \text{ V}$		+5/- 55	mA
		$V_{OD} = 0 V$		±10	mA
$V_{OCM}$	Common-Mode Output Voltage		1.20	1.50	V

Table 31. Link Port LVDS Receive Electrical Characteristics

Parameter	Description	Test Conditions	Min	Max	Unit
V <sub>ID</sub>	Differential Input Voltage	$t_{LDIS}/t_{LDIH} \ge 0.20 \text{ ns}$	250	850	mV
		$t_{LDIS}/t_{LDIH} \ge 0.25 \text{ ns}$	217	850	mV
		$t_{LDIS}/t_{LDIH} \ge 0.30 \text{ ns}$	206	850	mV
		$t_{LDIS}/t_{LDIH} \ge 0.35 \text{ ns}$	195	850	mV
$V_{ICM}$	Common-Mode Input Voltage		0.6	1.57	V



Figure 16. Link Ports—Transmit Electrical Characteristics




Figure 17. Link Ports—Signals Definition

### Link Port—Data Out Timing

Table 32 with Figure 18, Figure 19, Figure 20, Figure 21, Figure 22, and Figure 23 provide the data out timing for the LVDS link ports.

Table 32. Link Port—Data Out Timing

Parameter	Description	Min	Max	Unit
Outputs				
t <sub>REO</sub>	Rising Edge (Figure 19)		350	ps
t <sub>FEO</sub>	Falling Edge (Figure 19)		350	ps
t <sub>LCLKOP</sub>	LxCLKOUT Period (Figure 18)	Greater of 2.0 or $0.9 \times LCR \times t_{CCLK}^{1,2,3}$	Smaller of 12.5 or $1.1 \times LCR \times t_{CCLK}^{1,2,3}$	ns
t <sub>LCLKOH</sub>	LxCLKOUT High (Figure 18)	$0.4 \times t_{LCLKOP}^{1}$	$0.6 \times t_{LCLKOP}^{1}$	ns
t <sub>LCLKOL</sub>	LxCLKOUT Low (Figure 18)	$0.4 \times t_{LCLKOP}^{1}$	$0.6 \times t_{LCLKOP}^{1}$	ns
t <sub>COJT</sub>	LxCLKOUT Jitter (Figure 18)		±150 <sup>4, 5, 6</sup> ±250 <sup>7</sup>	ps ps
t <sub>LDOS</sub>	LxDATO Output Setup (Figure 20)	$ \begin{array}{l} 0.25 \times LCR \times t_{CCLK} - 0.10 \times t_{CCLK}^{-1,4,8} \\ 0.25 \times LCR \times t_{CCLK} - 0.15 \times t_{CCLK}^{-1,5,6,8} \\ 0.25 \times LCR \times t_{CCLK} - 0.30 \times t_{CCLK}^{-1,7,8} \end{array} $		ns ns ns
t <sub>LDOH</sub>	LxDATO Output Hold (Figure 20)	$0.25 \times LCR \times t_{CCLK} - 0.10 \times t_{CCLK}^{1,4,8}$ $0.25 \times LCR \times t_{CCLK} - 0.15 \times t_{CCLK}^{1,5,6,8}$ $0.25 \times LCR \times t_{CCLK} - 0.30 \times t_{CCLK}^{1,7,8}$		ns ns ns
t <sub>LACKID</sub>	Delay from LxACKI rising edge to first transmission clock edge (Figure 21)		$16 \times LCR \times t_{CCLK}^{1,2}$	ns
t <sub>BCMPOV</sub>	LxBCMPO Valid (Figure 21)		$2 \times LCR \times t_{CCLK}^{1,2}$	ns
t <sub>BCMPOH</sub> Inputs	LxBCMPO Hold (Figure 22)	3 × TSW – 0.5 <sup>1,9</sup>		ns
t <sub>LACKIS</sub>	LxACKI low setup to guarantee that the transmitter stops transmitting (Figure 22) LxACKI high setup to guarantee that the transmitter continues its transmission without any interruption			
	(Figure 23)	$16 \times LCR \times t_{CCLK}^{1,2}$		ns
t <sub>LACKIH</sub>	LxACKI High Hold Time (Figure 23)	0.51		ns

 $<sup>^{1}</sup>$ Timing is relative to the 0 differential voltage ( $V_{OD} = 0$ ).

 $<sup>^{2}</sup>$ LCR (link port clock ratio) = 1, 1.5, 2, or 4.  $t_{CCLK}$  is the core period.

 $<sup>^{3}</sup>$  For the cases of  $t_{LCLKOP}$  = 2.0 ns and  $t_{LCLKOP}$  = 12.5 ns, the effect of  $t_{COJT}$  specification on output period must be considered.

<sup>&</sup>lt;sup>4</sup> LCR= 1.

<sup>&</sup>lt;sup>5</sup> LCR= 1.5.

<sup>&</sup>lt;sup>6</sup> LCR= 2.

<sup>&</sup>lt;sup>7</sup> LCR= 4.

 $<sup>^8\,\</sup>mbox{The}\ t_{\mbox{\tiny LDOS}}$  and  $t_{\mbox{\tiny LDOH}}$  values include LCLKOUT jitter.

 $<sup>^9</sup>$  TSW is a short-word transmission period. For a 4-bit link, it is  $2 \times LCR \times t_{CCLK}$ . For a 1-bit link, it is  $8 \times LCR \times t_{CCLK}$  ns.




Figure 25. Link Ports—Data Input Setup and Hold<sup>1</sup>

 $<sup>^{\</sup>rm 1}$  These parameters are valid for both clock edges.

### **Output Enable Time**

Output pins are considered to be enabled when they have made a transition from a high impedance state to when they start driving. The time for the voltage on the bus to ramp by  $\Delta V$  is dependent on the capacitive load,  $C_L$ , and the drive current,  $I_D$ . This ramp time can be approximated by the following equation:

$$t_{RAMP} = (C_L \Delta V) / I_D$$

The output enable time  $t_{ENA}$  is the difference between  $t_{MEASURED\_ENA}$  and  $t_{RAMP}$  as shown in Figure 35. The time  $t_{MEASURED\_ENA}$  is the interval from when the reference signal switches to when the output voltage ramps  $\Delta V$  from the measured three-stated output level.  $t_{RAMP}$  is calculated with test load  $C_L$ , drive current  $I_D$ , and with  $\Delta V$  equal to 0.4 V.

### **Capacitive Loading**

Output valid and hold are based on standard capacitive loads: 30 pF on all pins (see Figure 36). The delay and hold specifications given should be derated by a drive strength related factor for loads other than the nominal value of 30 pF. Figure 37 through Figure 44 show how output rise time varies with capacitance. Figure 45 graphically shows how output valid varies with load capacitance. (Note that this graph or derating does not apply to output disable delays; see Output Disable Time on Page 37.) The graphs of Figure 37 through Figure 45 may not be linear outside the ranges shown.




Figure 36. Equivalent Device Loading for AC Measurements (Includes All Fixtures)




Figure 37. Typical Output Rise and Fall Time (10% to 90%,  $V_{DD\_IO} = 2.5 \text{ V}$ ) vs. Load Capacitance at Strength 0




Figure 38. Typical Output Rise and Fall Time (10% to 90%,  $V_{DD\_IO}$  = 2.5 V) vs. Load Capacitance at Strength 1




Figure 39. Typical Output Rise and Fall Time (10% to 90%,  $V_{DD\_IO}$  = 2.5 V) vs. Load Capacitance at Strength 2




Figure 40. Typical Output Rise and Fall Time (10% to 90%,  $V_{DD\_IO} = 2.5 \text{ V}$ ) vs. Load Capacitance at Strength 3

### **ENVIRONMENTAL CONDITIONS**

The ADSP-TS201S processor is rated for performance under  $T_{\text{CASE}}$  environmental conditions specified in the Operating Conditions on Page 21.

### **Thermal Characteristics**

The ADSP-TS201S processor is packaged in a 25 mm  $\times$  25 mm, thermally enhanced ball grid array (BGA\_ED). The ADSP-TS201S processor is specified for a case temperature (T<sub>CASE</sub>). To ensure that the T<sub>CASE</sub> data sheet specification is not exceeded, a heat sink and/or an air flow source may be required.

Table 34 shows the thermal characteristics of the 25 mm  $\times$  25 mm BGA\_ED package. All parameters are based on a JESD51-9 four-layer 2s2p board. All data are based on 3 W power dissipation.

Table 34. Thermal Characteristics for 25 mm  $\times$  25 mm Package

Parameter	Condition	Typical	Unit
$\theta_{JA}^{1}$	Airflow = 0 m/s	12.9 <sup>2</sup>	°C/W
	Airflow = 1 m/s	10.2	°C/W
	Airflow = 2 m/s	9.0	°C/W
	Airflow = 3 m/s	8.0	°C/W
$\theta_{JB}^{3}$		7.7	°C/W
$\theta_{JC}^{4}$	_	0.7	°C/W

 $<sup>^{1}\,\</sup>theta_{JA}$  measured per JEDEC standard JESD51-6.

 $<sup>^2</sup>$   $\theta_{JA}^{}=12.9^{\circ}\text{C/W}$  for 0 m/s is for vertically mounted boards. For horizontally mounted boards, use 17.0°C/W for 0 m/s.

 $<sup>^{3}</sup>$   $\theta_{JB}$  measured per JEDEC standard JESD51-9.

 $<sup>^4\</sup>theta_{\text{JC}}$  measured by cold plate test method (no approved JEDEC standard).

Table 35. 576-Ball (25 mm  $\times$  25 mm) BGA\_ED Ball Assignments

Ball No.	Signal Name	Ball No.	Signal Name	Ball No.	Signal Name	Ball No.	Signal Name
A1	V <sub>SS</sub>	B1	DATA53	C1	V <sub>SS</sub>	D1	DATA55
A2	DATA51	B2	V <sub>SS</sub>	C2	V <sub>SS</sub>	D2	DATA56
А3	V <sub>SS</sub>	В3	V <sub>SS</sub>	C3	V <sub>SS</sub>	D3	DATA54
A4	DATA49	B4	DATA50	C4	DATA52	D4	V <sub>SS</sub>
A5	DATA43	B5	DATA44	C5	DATA47	D5	DATA48
A6	DATA41	B6	DATA42	C6	DATA45	D6	DATA46
A7	DATA37	B7	DATA38	C7	DATA39	D7	DATA40
A8	DATA33	B8	DATA34	C8	DATA35	D8	DATA36
A9	DATA29	B9	DATA30	C9	DATA31	D9	DATA32
A10	DATA25	B10	DATA26	C10	DATA27	D10	DATA28
A11	DATA23	B11	DATA24	C11	DATA21	D11	DATA22
A12	DATA19	B12	DATA20	C12	DATA17	D12	DATA18
A13	DATA15	B13	DATA16	C13	V <sub>SS</sub>	D13	V <sub>SS</sub>
A14	DATA11	B14	DATA12	C14	DATA13	D14	DATA14
A15	DATA9	B15	DATA10	C15	DATA7	D15	DATA8
A16	DATA5	B15	DATA6	C15	DATA3	D15	DATA4
A10	DATA1	B17	DATA2	C10	ACK	D10	DATA0
A17	WRL	B17	WRH	C17	RD	D17	BRST
							ADDR27
A19	ADDR30	B19	ADDR31	C19	ADDR26	D19	
A20	ADDR28	B20	ADDR29	C20	ADDR24	D20	ADDR25
A21	ADDR22	B21	ADDR23	C21	ADDR20	D21	V <sub>SS</sub>
A22	V <sub>SS</sub>	B22	V <sub>SS</sub>	C22	V <sub>SS</sub>	D22	ADDR19
A23	ADDR21	B23	V <sub>SS</sub>	C23	V <sub>DD_IO</sub>	D23	ADDR17
A24	V <sub>SS</sub>	B24	ADDR18	C24	V <sub>DD_IO</sub>	D24	ADDR16
E1	DATA61	F1	DATA63	G1	MSSD1	H1	V <sub>SS</sub>
E2	DATA62	F2	MS1	G2	V <sub>SS</sub>	H2	MSH
E3	DATA57	F3	DATA59	G3	MS0	H3	MSSD3
E4	DATA58	F4	DATA60	G4	BMS	H4	SCLKRATO
E5	V <sub>SS</sub>	F5	V <sub>DD_IO</sub>	G5	V <sub>SS</sub>	H5	V <sub>DD_IO</sub>
E6	$V_{DD\_IO}$	F6	V <sub>DD</sub>	G6	V <sub>DD</sub>	H6	V <sub>DD</sub>
E7	$V_{SS}$	F7	V <sub>DD</sub>	G7	V <sub>DD</sub>	H7	V <sub>DD</sub>
E8	$V_{DD\_IO}$	F8	$V_{DD}$	G8	$V_{DD}$	H8	V <sub>SS</sub>
E9	$V_{SS}$	F9	$V_{DD}$	G9	$V_{DD}$	H9	V <sub>SS</sub>
E10	$V_{DD\_IO}$	F10	$V_{DD}$	G10	$V_{DD}$	H10	V <sub>SS</sub>
E11	$V_{DD\_IO}$	F11	$V_{DD\_DRAM}$	G11	$V_{DD\_DRAM}$	H11	V <sub>SS</sub>
E12	$V_{DD\_IO}$	F12	$V_{DD\_DRAM}$	G12	$V_{DD\_DRAM}$	H12	V <sub>SS</sub>
E13	$V_{DD\_IO}$	F13	$V_{DD}$	G13	$V_{DD}$	H13	$V_{SS}$
E14	$V_{DD\_IO}$	F14	$V_{DD}$	G14	$V_{DD}$	H14	$V_{SS}$
E15	$V_{DD\_IO}$	F15	$V_{DD\_DRAM}$	G15	$V_{DD\_DRAM}$	H15	$V_{SS}$
E16	$V_{SS}$	F16	$V_{DD\_DRAM}$	G16	$V_{DD\_DRAM}$	H16	V <sub>SS</sub>
E17	$V_{DD\_IO}$	F17	$V_{DD}$	G17	$V_{DD}$	H17	V <sub>SS</sub>
E18	$V_{SS}$	F18	$V_{DD}$	G18	$V_{DD}$	H18	V <sub>DD</sub>
E19	$V_{DD\_IO}$	F19	$V_{DD}$	G19	$V_{DD}$	H19	$V_{DD}$
E20	V <sub>SS</sub>	F20	$V_{DD\_IO}$	G20	$V_{DD\_IO}$	H20	$V_{DD\_IO}$
E21	ADDR15	F21	ADDR13	G21	ADDR7	H21	ADDR3
E22	ADDR14	F22	ADDR12	G22	ADDR6	H22	ADDR2
E23	ADDR11	F23	ADDR9	G23	ADDR5	H23	ADDR1
E24	ADDR10	F24	ADDR8	G24	ADDR4	H24	ADDR0

### **OUTLINE DIMENSIONS**

The ADSP-TS201S processor is available in a 25 mm  $\times$  25 mm, 576-ball metric thermally enhanced ball grid array (BGA\_ED) package with 24 rows of balls (BP-576).




Figure 47. 576-Ball BGA\_ED (BP-576)

### **SURFACE MOUNT DESIGN**

Table 36 is provided as an aid to PCB design. For industrystandard design recommendations, refer to IPC-7351, *Generic Requirements for Surface Mount Design and Land Pattern Standard.* 

Table 36. BGA Data for Use with Surface Mount Design

Package	Ball Attach Type	Solder Mask Opening	Ball Pad Size
576-Ball BGA_ED	Nonsolder Mask Defined (NSMD)	0.69 mm diameter	0.56 mm diameter
(BP-576)			

