



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	26
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 12x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=s9s08rn16w2mlc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## **Table of Contents**

1	Ord	ering pa	ırts4
	1.1	Determ	nining valid orderable parts4
2	Parl	tidentifi	cation4
	2.1	Descrip	otion4
	2.2	Format	4
	2.3	Fields.	4
	2.4	Examp	le5
3	Para	ameter (	Classification5
4	Rati	ngs	5
	4.1	Therma	al handling ratings5
	4.2	Moistu	re handling ratings6
	4.3	ESD h	andling ratings6
	4.4	Voltage	e and current operating ratings6
5	Ger	eral	7
	5.1	Nonsw	itching electrical specifications7
		5.1.1	DC characteristics7
		5.1.2	Supply current characteristics14
		5.1.3	EMC performance15
	5.2	Switch	ing specifications15
		5.2.1	Control timing

		5.2.2	Debug trace timing specifications	16
		5.2.3	FTM module timing	17
	5.3	Therma	al specifications	18
		5.3.1	Thermal characteristics	18
6	Peri	pheral o	pperating requirements and behaviors	19
	6.1	Externa	al oscillator (XOSC) and ICS characteristics	19
	6.2	NVM s	pecifications	21
	6.3	Analog		23
		6.3.1	ADC characteristics	23
		6.3.2	Analog comparator (ACMP) electricals	25
	6.4	Comm	unication interfaces	26
		6.4.1	SPI switching specifications	26
	6.5	Humar	n-machine interfaces (HMI)	29
		6.5.1	TSI electrical specifications	29
7	Dim	ensions		29
	7.1	Obtain	ing package dimensions	29
8	Pino	out		30
	8.1	Signal	multiplexing and pin assignments	30
	8.2	Device	pin assignment	32
9	Rev	ision his	story	34



### 1 Ordering parts

#### 1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to freescale.com and perform a part number search for the following device numbers: RN16 and RN8.

#### 2 Part identification

#### 2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

#### 2.2 Format

Part numbers for this device have the following format:

S 9 S08 RN AA F1 B CC

#### 2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
S	Qualification status	S = fully qualified, general market flow
9	Memory	• 9 = flash based
S08	Core	• S08 = 8-bit CPU
RN	Device family	• RN
AA	Approximate flash size in KB	• 16 = 16 KB • 8 = 8 KB
F1	Fab and mask set identifier	• W2
В	Temperature range (°C)	• M = -40 to 125
CC	Package designator	• LF = 48-LQFP



#### naungs

2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

#### 4.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	_	3	_	1

Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

#### 4.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>HBM</sub>	Electrostatic discharge voltage, human body model	-6000	+6000	V	1
V <sub>CDM</sub>	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I <sub>LAT</sub>	Latch-up current at ambient temperature of 125°C	-100	+100	mA	3

- 1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
- 2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.
- 3. Determined according to JEDEC Standard JESD78D, IC Latch-up Test.
  - Test was performed at 125 °C case temperature (Class II).
  - I/O pins pass +100/-100 mA I-test with Idd current limit at 400mA.
  - I/O pins pass +20/-100 mA I-test with Idd current limit at 1000mA.
  - Supply groups pass 1.5 Vccmax.
  - RESET\_B pin was only tested with negative I-test due to product conditioning requirement.

#### 4.4 Voltage and current operating ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in below table may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this document.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DD}$ ) or the programmable pullup resistor associated with the pin is enabled.



Symbol	Description	Min.	Max.	Unit
$V_{DD}$	Supply voltage	-0.3	5.8	V
I <sub>DD</sub>	Maximum current into V <sub>DD</sub>	_	120	mA
V <sub>DIO</sub>	Digital input voltage (except RESET, EXTAL, XTAL, or true open drain pin PTA2 and PTA3)	-0.3	V <sub>DD</sub> + 0.3	V
	Digital input voltage (true open drain pin PTA2 and PTA3)	-0.3	6	V
V <sub>AIO</sub>	Analog <sup>1</sup> , RESET, EXTAL, and XTAL input voltage	-0.3	V <sub>DD</sub> + 0.3	V
I <sub>D</sub>	Instantaneous maximum current single pin limit (applies to all port pins)	-25	25	mA
$V_{DDA}$	Analog supply voltage	V <sub>DD</sub> – 0.3	V <sub>DD</sub> + 0.3	V

<sup>1.</sup> All digital I/O pins, except open-drain pin PTA2 and PTA3, are internally clamped to  $V_{SS}$  and  $V_{DD}$ . PTA2 and PTA3 is only clamped to  $V_{SS}$ .

#### 5 General

### 5.1 Nonswitching electrical specifications

#### 5.1.1 DC characteristics

This section includes information about power supply requirements and I/O pin characteristics.

Table 2. DC characteristics

Symbol	С		Descriptions		Min	Typical <sup>1</sup>	Max	Unit
_	_	Оре	rating voltage	_	2.7	_	5.5	V
V <sub>OH</sub>	С	Output high voltage	All I/O pins, standard- drive strength	5 V, I <sub>load</sub> = -5 mA	V <sub>DD</sub> - 0.8	_	_	V
	С			3 V, I <sub>load</sub> = -2.5 mA	V <sub>DD</sub> - 0.8	_	_	V
	С		High current drive pins, high-drive	5 V, I <sub>load</sub> = -20 mA	V <sub>DD</sub> - 0.8	_	_	V
	С		strength <sup>2</sup>	3 V, I <sub>load</sub> = -10 mA	V <sub>DD</sub> - 0.8	_	_	V
I <sub>OHT</sub>	D	Output high	Max total I <sub>OH</sub> for all	5 V	_	_	-100	mA
		current	ports	3 V	_	_	-50	
V <sub>OL</sub>	С	Output low voltage	All I/O pins, standard- drive strength	5 V, I <sub>load</sub> = 5 mA	_	_	0.8	V
	С			3 V, I <sub>load</sub> = 2.5 mA	_	_	0.8	V



#### monswitching electrical specifications

#### Table 2. DC characteristics (continued)

Symbol	С		Descriptions		Min	Typical <sup>1</sup>	Max	Unit
	С		High current drive pins, high-drive	5 V, I <sub>load</sub> =20 mA	_	_	0.8	V
	С		strength <sup>2</sup>	3 V, I <sub>load</sub> = 10 mA	_	_	0.8	V
I <sub>OLT</sub>	D	Output low	Max total I <sub>OL</sub> for all	5 V	_	_	100	mA
		current	ports	3 V	_	_	50	
V <sub>IH</sub>	Р	Input high	All digital inputs	V <sub>DD</sub> >4.5V	$0.70 \times V_{DD}$	_	_	V
	С	voltage		V <sub>DD</sub> >2.7V	$0.75 \times V_{DD}$	_	_	
V <sub>IL</sub>	Р	Input low	All digital inputs	V <sub>DD</sub> >4.5V	_	_	$0.30 \times V_{DD}$	٧
	С	voltage		V <sub>DD</sub> >2.7V	_	_	$0.35 \times V_{DD}$	
V <sub>hys</sub>	С	Input hysteresis	All digital inputs	_	$0.06 \times V_{DD}$	_	_	mV
II <sub>In</sub> I	Р	Input leakage current	All input only pins (per pin)	$V_{IN} = V_{DD}$ or $V_{SS}$	_	0.1	1	μΑ
ll <sub>OZ</sub> l	Р	Hi-Z (off- state) leakage current	All input/output (per pin)	$V_{IN} = V_{DD}$ or $V_{SS}$	_	0.1	1	μA
ll <sub>OZTOT</sub> l	С	Total leakage combined for all inputs and Hi-Z pins	All input only and I/O	$V_{IN} = V_{DD}$ or $V_{SS}$	_	_	2	μА
R <sub>PU</sub>	Р	Pullup resistors	All digital inputs, when enabled (all I/O pins other than PTA2 and PTA3)	_	30.0	_	50.0	kΩ
R <sub>PU</sub> <sup>3</sup>	Р	Pullup resistors	PTA2 and PTA3 pin	_	30.0	_	60.0	kΩ
I <sub>IC</sub>	D	DC injection	Single pin limit	$V_{IN} < V_{SS}$	-0.2	_	2	mA
		current <sup>4, 5, 6</sup>	Total MCU limit, includes sum of all stressed pins	$V_{IN} > V_{DD}$	-5	_	25	
C <sub>In</sub>	С	Input cap	acitance, all pins	_	_	_	7	pF
V <sub>RAM</sub>	С	RAM re	etention voltage	_	2.0	_	_	V

- 1. Typical values are measured at 25 °C. Characterized, not tested.
- 2. Only PTB4, PTB5 support ultra high current output.
- 3. The specified resistor value is the actual value internal to the device. The pullup value may appear higher when measured externally on the pin.
- 4. All functional non-supply pins, except for PTA2 and PTA3, are internally clamped to  $V_{SS}$  and  $V_{DD}$ .
- 5. Input must be current-limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the large one.
- 6. Power supply must maintain regulation within operating  $V_{DD}$  range during instantaneous and operating maximum current conditions. If the positive injection current ( $V_{In} > V_{DD}$ ) is higher than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in external power supply going out of regulation. Ensure that external  $V_{DD}$  load will shunt current higher than maximum injection current when the MCU is not consuming power, such as no system clock is present, or clock rate is very low (which would reduce overall power consumption).



#### Table 3. LVD and POR Specification

Symbol	С	Desc	ription	Min	Тур	Max	Unit
V <sub>POR</sub>	D	POR re-arr	n voltage <sup>1, 2</sup>	1.5	1.75	2.0	V
V <sub>LVDH</sub>	С	threshold - hig	roltage detect h range (LVDV 1) <sup>3</sup>	4.2	4.3	4.4	V
V <sub>LVW1H</sub>	С	Falling low- voltage	Level 1 falling (LVWV = 00)	4.3	4.4	4.5	V
V <sub>LVW2H</sub>	С	warning threshold - high range	Level 2 falling (LVWV = 01)	4.5	4.5	4.6	V
V <sub>LVW3H</sub>	С	riigii rarige	Level 3 falling (LVWV = 10)	4.6	4.6	4.7	V
V <sub>LVW4H</sub>	С		Level 4 falling (LVWV = 11)	4.7	4.7	4.8	V
V <sub>HYSH</sub>	С		High range low-voltage detect/warning hysteresis		100	_	mV
V <sub>LVDL</sub>	С	threshold - low	Falling low-voltage detect threshold - low range (LVDV = 0)		2.61	2.66	V
V <sub>LVDW1L</sub>	С	Falling low- voltage	Level 1 falling (LVWV = 00)	2.62	2.7	2.78	V
V <sub>LVDW2L</sub>	С	warning threshold - low range	Level 2 falling (LVWV = 01)	2.72	2.8	2.88	V
V <sub>LVDW3L</sub>	С	low range	Level 3 falling (LVWV = 10)	2.82	2.9	2.98	V
V <sub>LVDW4L</sub>	С		Level 4 falling (LVWV = 11)	2.92	3.0	3.08	V
V <sub>HYSDL</sub>	С		Low range low-voltage detect hysteresis		40	_	mV
V <sub>HYSWL</sub>	С		low-voltage nysteresis	_	80	_	mV
V <sub>BG</sub>	Р	Buffered ban	dgap output 4	1.14	1.16	1.18	V

- 1. Maximum is highest voltage that POR is guaranteed.
- 2. POR ramp time must be longer than 20us/V to get a stable startup.
- 3. Rising thresholds are falling threshold + hysteresis.
- 4. Voltage factory trimmed at  $V_{DD}$  = 5.0 V, Temp = 125 °C






Figure 5. Typical  $I_{OL}$  Vs.  $V_{OL}$  (standard drive strength) ( $V_{DD} = 5 \text{ V}$ )




Figure 6. Typical  $I_{OL}$  Vs.  $V_{OL}$  (standard drive strength) ( $V_{DD} = 3 \text{ V}$ )






Figure 7. Typical  $I_{OL}$  Vs.  $V_{OL}$  (high drive strength) ( $V_{DD} = 5 \text{ V}$ )




Figure 8. Typical  $I_{OL}$  Vs.  $V_{OL}$  (high drive strength) ( $V_{DD} = 3 \text{ V}$ )



Table 4.	<b>Supply current</b>	characteristics	(continued)	)
----------	-----------------------	-----------------	-------------	---

Num	С	Parameter	Symbol	Bus Freq	V <sub>DD</sub> (V)	Typical <sup>1</sup>	Max	Unit	Temp
	С	ADLPC = 1			3	39	_		
		ADLSMP = 1							
		ADCO = 1							
		MODE = 10B							
		ADICLK = 11B							
8	С	TSI adder to stop34	_	_	5	121	_	μA	-40 to 125 °C
	С	PS = 010B			3	120	_		
		NSCN = 0x0F							
		EXTCHRG = 0							
		REFCHRG = 0							
		DVOLT = 01B							
9	С	LVD adder to stop3 <sup>5</sup>	_	_	5	128	_	μA	-40 to 125 °C
	С				3	124	_		

- 1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
- 2. RTC adder cause <1  $\mu$ A I $_{DD}$  increase typically, RTC clock source is 1kHz LPO clock.
- 3. ACMP adder cause <10  $\mu$ A I<sub>DD</sub> increase typically.
- 4. The current varies with TSI configuration and capacity of touch electrode. Please refer to TSI electrical specifications.
- 5. LVD is periodically woken up from stop3 by 5% duty cycle. The period is equal to or less than 2 ms.

#### 5.1.3 EMC performance

Electromagnetic compatibility (EMC) performance is highly dependent on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

### 5.2 Switching specifications

#### 5.2.1 Control timing

Table 5. Control timing

Num	С	Rating	Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	Р	Bus frequency (t <sub>cyc</sub> = 1/f <sub>Bus</sub> )	f <sub>Bus</sub>	DC	_	20	MHz
2	Р	Internal low power oscillator frequency	f <sub>LPO</sub>	0.67	1.0	1.25	KHz



#### **switching specifications**

**Table 5. Control timing (continued)** 

Num	С	Rating		Symbol	Min	Typical <sup>1</sup>	Max	Unit
3	D	External reset pulse width <sup>2</sup>		t <sub>extrst</sub>	1.5 ×		_	ns
					t <sub>Self_reset</sub>			
4	D	Reset low drive	/e		$34 \times t_{cyc}$	_	_	ns
5	D	BKGD/MS setup time after issuing background debug force reset to enter user or BDM modes		t <sub>MSSU</sub>	500	_	_	ns
6	D	BKGD/MS hold time after is debug force reset to enter u		t <sub>MSH</sub>	100	_	_	ns
7	D	Keyboard interrupt pulse width	Asynchronous path <sup>2</sup>	t <sub>ILIH</sub>	100	_	_	ns
	D		Synchronous path	t <sub>IHIL</sub>	$1.5 \times t_{cyc}$	_	_	ns
8	С	Port rise and fall time -	_	t <sub>Rise</sub>	_	10.2	_	ns
	С	standard drive strength (load = 50 pF) <sup>4</sup>		t <sub>Fall</sub>	_	9.5	_	ns
	С	Port rise and fall time -	_	t <sub>Rise</sub>	_	5.4	_	ns
	С	high drive strength (load = 50 pF) <sup>4</sup>		t <sub>Fall</sub>	_	4.6	_	ns

- 1. Typical values are based on characterization data at  $V_{DD}$  = 5.0 V, 25 °C unless otherwise stated.
- 2. This is the shortest pulse that is guaranteed to be recognized as a reset pin request.
- To enter BDM mode following a POR, BKGD/MS must be held low during the powerup and for a hold time of t<sub>MSH</sub> after V<sub>DD</sub> rises above V<sub>LVD</sub>.
- 4. Timing is shown with respect to 20%  $V_{DD}$  and 80%  $V_{DD}$  levels. Temperature range -40 °C to 125 °C.




Figure 10. KBIPx timing

### 5.2.2 Debug trace timing specifications

Table 6. Debug trace operating behaviors

Symbol	Description	Min.	Max.	Unit
t <sub>cyc</sub>	Clock period	Frequency	dependent	MHz
t <sub>wl</sub>	Low pulse width	2	_	ns



Table 8. Thermal characteristics (c	continued)
-------------------------------------	------------

Rating	Symbol	Value	Unit
48-pin LQFP	$\theta_{JA}$	58	°C/W
32-pin LQFP	$\theta_{JA}$	59	°C/W
20-pin TSSOP	$\theta_{JA}$	76	°C/W
16-pin TSSOP	$\theta_{JA}$	87	°C/W

The average chip-junction temperature  $(T_I)$  in  ${}^{\circ}C$  can be obtained from:

$$T_J = T_A + (P_D \times \theta_{JA})$$

Where:

 $T_A = Ambient temperature, °C$ 

 $\theta_{JA}$  = Package thermal resistance, junction-to-ambient, °C/W

$$P_D = P_{int} + P_{I/O}$$

 $P_{int} = I_{DD} \times V_{DD}$ , Watts - chip internal power

 $P_{I/O}$  = Power dissipation on input and output pins - user determined

For most applications,  $P_{I/O} \ll P_{int}$  and can be neglected. An approximate relationship between  $P_D$  and  $T_I$  (if  $P_{I/O}$  is neglected) is:


$$P_D = K \div (T_J + 273 \, ^{\circ}C)$$

Solving the equations above for K gives:

$$K = P_D \times (T_A + 273 \text{ }^{\circ}C) + \theta_{JA} \times (P_D)^2$$

where K is a constant pertaining to the particular part. K can be determined by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $P_D$  and the obtained by solving the above equations iteratively for any value of  $P_D$ .

## 6 Peripheral operating requirements and behaviors





### 6.1 External oscillator (XOSC) and ICS characteristics

Table 9. XOSC and ICS specifications (temperature range = -40 to 125 °C ambient)

Num	С	C	haracteristic	Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	С	Oscillator	Low range (RANGE = 0)	f <sub>lo</sub>	32	_	40	kHz
	С	crystal or resonator	High range (RANGE = 1) FEE or FBE mode <sup>2</sup>	f <sub>hi</sub>	4	_	20	MHz
	С		High range (RANGE = 1), high gain (HGO = 1), FBELP mode	f <sub>hi</sub>	4	_	20	MHz
	С		High range (RANGE = 1), low power (HGO = 0), FBELP mode	f <sub>hi</sub>	4	_	20	MHz
2	D	Lo	oad capacitors	C1, C2		See Note <sup>3</sup>		
3	D	Feedback resistor	Low Frequency, Low-Power Mode <sup>4</sup>	R <sub>F</sub>	_	_	_	ΜΩ
			Low Frequency, High-Gain Mode		_	10	_	MΩ
			High Frequency, Low- Power Mode		_	1	_	МΩ
	High Freq		High Frequency, High-Gain Mode		_	1	_	MΩ
4	D	Series resistor -	Low-Power Mode <sup>4</sup>	R <sub>S</sub>	_	_	_	kΩ
		Low Frequency	High-Gain Mode		_	200	_	kΩ
5	D	Series resistor - High Frequency	Low-Power Mode <sup>4</sup>	R <sub>S</sub>	_	_	_	kΩ
	D	Series resistor -	4 MHz		_	0	_	kΩ
	D	High Frequency,	8 MHz		_	0	_	kΩ
	D	High-Gain Mode	16 MHz		_	0	_	kΩ
6	С	Crystal start-up	Low range, low power	t <sub>CSTL</sub>	_	1000	_	ms
	С	time Low range = 39.0625 kHz	Low range, high power		_	800	_	ms
	С	crystal; High	High range, low power	t <sub>CSTH</sub>	_	3		ms
	С	range = 20 MHz crystal <sup>5</sup> , <sup>6</sup>	High range, high power		_	1.5	_	ms
7	Т	Internal re	eference start-up time	t <sub>IRST</sub>		20	50	μs
8	D	Square wave	FEE or FBE mode <sup>2</sup>	f <sub>extal</sub>	0.03125	_	5	MHz
	D	input clock frequency	FBELP mode		0	_	20	MHz
9	Р	Average inter	nal reference frequency - trimmed	f <sub>int_t</sub>	_	39.0625	_	kHz
10	Р	DCO output fi	requency range - trimmed	f <sub>dco_t</sub>	16	_	20	MHz
11	Р	Total deviation of DCO output from trimmed	Over full voltage range and temperature range of -40 to 125 °C	$\Delta f_{dco\_t}$	_	_	±2.0	
	С	frequency <sup>5</sup>	Over full voltage range and temperature range of -40 to 105 °C				±1.5	%f <sub>dco</sub>



# Table 9. XOSC and ICS specifications (temperature range = -40 to 125 °C ambient) (continued)

Num	С	Characteristic	Symbol	Min	Typical <sup>1</sup>	Max	Unit
	С	Over fixed voltage temperature range 70 °C				±1.0	
12	С	FLL acquisition time <sup>5</sup> , <sup>7</sup>	t <sub>Acquire</sub>	_	_	2	ms
13	С	Long term jitter of DCO output clo (averaged over 2 ms interval) <sup>8</sup>		_	0.02	0.2	%f <sub>dco</sub>

- 1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
- 2. When ICS is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.
- 3. See crystal or resonator manufacturer's recommendation.
- Load capacitors (C<sub>1</sub>,C<sub>2</sub>), feedback resistor (R<sub>F</sub>) and series resistor (R<sub>S</sub>) are incorporated internally when RANGE = HGO = 0.
- 5. This parameter is characterized and not tested on each device.
- 6. Proper PC board layout procedures must be followed to achieve specifications.
- 7. This specification applies to any time the FLL reference source or reference divider is changed, trim value changed, or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- 8. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>Bus</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V<sub>DD</sub> and V<sub>SS</sub> and variation in crystal oscillator frequency increase the C<sub>Jitter</sub> percentage for a given interval.




Figure 15. Typical crystal or resonator circuit



#### reripheral operating requirements and behaviors




Figure 16. ADC input impedance equivalency diagram


Table 12. 12-bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )

Characteristic	Conditions	С	Symb	Min	Typ <sup>1</sup>	Max	Unit
Supply current		T	I <sub>DDA</sub>	_	133	_	μΑ
ADLPC = 1							
ADLSMP = 1							
ADCO = 1							
Supply current		Т	I <sub>DDA</sub>	_	218	_	μA
ADLPC = 1							
ADLSMP = 0							
ADCO = 1							
Supply current		Т	I <sub>DDA</sub>	_	327	_	μA
ADLPC = 0							
ADLSMP = 1							
ADCO = 1							
Supply current		Т	I <sub>DDAD</sub>	_	582	990	μA
ADLPC = 0							
ADLSMP = 0							
ADCO = 1							
Supply current	Stop, reset, module off	Т	I <sub>DDA</sub>	_	0.011	1	μА
ADC asynchronous clock source	High speed (ADLPC = 0)	Р	f <sub>ADACK</sub>	2	3.3	5	MHz




Table 14. SPI master mode timing (continued)

Nu m.	Symbol	Description	Min.	Max.	Unit	Comment
	t <sub>FI</sub>	Fall time input				
11	t <sub>RO</sub>	Rise time output	_	25	ns	_
	t <sub>FO</sub>	Fall time output				



<sup>1.</sup> If configured as an output.

Figure 17. SPI master mode timing (CPHA=0)



<sup>1.</sup>If configured as output

Figure 18. SPI master mode timing (CPHA=1)

<sup>2.</sup> LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

<sup>2.</sup> LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.



#### reripheral operating requirements and behaviors

Table 15. SPI slave mode timing

Nu m.	Symbol	Description	Min.	Max.	Unit	Comment
1	f <sub>op</sub>	Frequency of operation	0	f <sub>Bus</sub> /4	Hz	f <sub>Bus</sub> is the bus clock as defined in .
2	t <sub>SPSCK</sub>	SPSCK period	4 x t <sub>Bus</sub>	_	ns	t <sub>Bus</sub> = 1/f <sub>Bus</sub>
3	t <sub>Lead</sub>	Enable lead time	1	_	t <sub>Bus</sub>	_
4	t <sub>Lag</sub>	Enable lag time	1	_	t <sub>Bus</sub>	_
5	t <sub>WSPSCK</sub>	Clock (SPSCK) high or low time	t <sub>Bus</sub> - 30	_	ns	_
6	t <sub>SU</sub>	Data setup time (inputs)	15	_	ns	_
7	t <sub>HI</sub>	Data hold time (inputs)	25	_	ns	_
8	t <sub>a</sub>	Slave access time	_	t <sub>Bus</sub>	ns	Time to data active from high-impedance state
9	t <sub>dis</sub>	Slave MISO disable time	_	t <sub>Bus</sub>	ns	Hold time to high- impedance state
10	t <sub>v</sub>	Data valid (after SPSCK edge)	_	25	ns	_
11	t <sub>HO</sub>	Data hold time (outputs)	0	_	ns	_
12	t <sub>RI</sub>	Rise time input	_	t <sub>Bus</sub> - 25	ns	_
	t <sub>FI</sub>	Fall time input				
13	t <sub>RO</sub>	Rise time output	_	25	ns	_
	t <sub>FO</sub>	Fall time output				




Figure 19. SPI slave mode timing (CPHA = 0)






Figure 20. SPI slave mode timing (CPHA=1)

### 6.5 Human-machine interfaces (HMI)

### 6.5.1 TSI electrical specifications

Table 16. TSI electrical specifications

Symbol	Description	Min.	Туре	Max	Unit
TSI_RUNF	Fixed power consumption in run mode	_	100	_	μA
TSI_RUNV	Variable power consumption in run mode (depends on oscillator's current selection)	1.0	_	128	μА
TSI_EN	Power consumption in enable mode	_	100	_	μΑ
TSI_DIS	Power consumption in disable mode	_	1.2	_	μA
TSI_TEN	TSI analog enable time	_	66	_	μs
TSI_CREF	TSI reference capacitor	_	1.0	_	pF
TSI_DVOLT	Voltage variation of VP & VM around nominal values	-10	_	10	%

#### 7 Dimensions

### 7.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

S9S08RN16 Series Data Sheet, Rev1, 02/2014.



highest priority module will have control over the pin. Selecting a higher priority pin function with a lower priority function already enabled can cause spurious edges to the lower priority module. Disable all modules that share a pin before enabling another module.

### 8.2 Device pin assignment




Figure 21. S9S08RN16 48-pin LQFP package



			Ī	
RESET	1	16		PTA0/KBI0P0/FTM0CH0/ACMP0/ADP0
BKGD/MS	2	15		PTA1/KBI0P1/FTM0CH1/ACMP1/ADP1
$V_{DD}$	3	14		PTA2/KBI0P2/RxD0/SDA <sup>2</sup>
$V_{SS}$	4	13		PTA3/KBI0P3/TxD0/SCL <sup>2</sup>
PTB7/SCL/EXTAL	5	12		PTB0/KBI0P4/RxD0/ADP4/TSI2
PTB6/SDA/XTAL	6	11		PTB1/KBI0P5/TxD0/ADP5/TSI3
PTB5/FTM2CH5/SS0 <sup>1</sup>	7	10		PTB2/KBI0P6/SPSCK0/ADP6/TSI4
PTB4/FTM2CH4/MISO0 <sup>1</sup>	8	9		PTB3/KBI0P7/MOSI0/ADP7/TSI5
			J	

High source/sink current pins
True open drain pins

Figure 24. S9S08RN16 16-pin TSSOP package

#### **Revision history** 9

The following table provides a revision history for this document.

Table 18. Revision history

Rev. No.	Date	Substantial Changes
1	02/2014	Initial Release



How to Reach Us:

**Home Page:** 

freescale.com

Web Support:

freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Freescale reserves the right to make changes without further notice to any products herein.

Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale, the Freescale logo, CodeWarrior and Processor Expert are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Tower is a trademark of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2014 Freescale Semiconductor, Inc.

