



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	39
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 12x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=s9s08rn16w2mlfr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Peripherals

- ACMP one analog comparator with both positive and negative inputs; separately selectable interrupt on rising and falling comparator output; filtering
- ADC 12-channel, 12-bit resolution for 48-, 32-pin packages; 10-channel, 10-bit resolution for 20-pin package; 8-channel, 10-bit for 16-pin package; 2.5 µs conversion time; data buffers with optional watermark; automatic compare function; internal bandgap reference channel; operation in stop mode; optional hardware trigger
- CRC programmable cyclic redundancy check module
- FTM two flex timer modulators modules including one 6-channel and one 2-channel ones; 16-bit counter;
 each channel can be configured for input capture, output compare, edge- or center-aligned PWM mode
- IIC One inter-integrated circuit module; up to 400 kbps; multi-master operation; programmable slave address; supporting broadcast mode and 10-bit addressing
- MTIM One modulo timer with 8-bit prescaler and overflow interrupt
- RTC 16-bit real time counter (RTC)
- SCI two serial communication interface (SCI/UART) modules optional 13-bit break; full duplex non-return to zero (NRZ); LIN extension support
- SPI one 8-bit serial peripheral interface (SPI) modules; full-duplex or single-wire bidirectional; master or slave mode
- TSI supporting up to 16 external electrodes; configurable software or hardware scan trigger; fully support freescale touch sensing software library; capability to wake MCU from stop3 mode

Input/Output

- Up to 35 GPIOs including one output-only pin
- One 8-bit keyboard interrupt module (KBI)
- Two true open-drain output pins
- Four, ultra-high current sink pins supporting 20 mA source/sink current

· Package options

- 48-pin LQFP
- 32-pin LQFP
- 20-pin TSSOP
- 16-pin TSSOP



Table of Contents

1	Ord	ering pa	ırts4
	1.1	Determ	nining valid orderable parts4
2	Parl	tidentifi	cation4
	2.1	Descri	otion4
	2.2	Forma	t4
	2.3	Fields.	4
	2.4	Examp	le5
3	Para	ameter (Classification5
4	Rati	ngs	5
	4.1	Therm	al handling ratings5
	4.2	Moistu	re handling ratings6
	4.3	ESD h	andling ratings6
	4.4	Voltage	e and current operating ratings6
5	Ger	eral	7
	5.1	Nonsw	itching electrical specifications7
		5.1.1	DC characteristics7
		5.1.2	Supply current characteristics14
		5.1.3	EMC performance15
	5.2	Switch	ing specifications15
		5.2.1	Control timing

		5.2.2	Debug trace timing specifications	16
		5.2.3	FTM module timing	17
	5.3	Therma	al specifications	18
		5.3.1	Thermal characteristics	18
6	Peri	pheral o	pperating requirements and behaviors	19
	6.1	Externa	al oscillator (XOSC) and ICS characteristics	19
	6.2	NVM s	pecifications	21
	6.3	Analog		23
		6.3.1	ADC characteristics	23
		6.3.2	Analog comparator (ACMP) electricals	25
	6.4	Comm	unication interfaces	26
		6.4.1	SPI switching specifications	26
	6.5	Humar	n-machine interfaces (HMI)	29
		6.5.1	TSI electrical specifications	29
7	Dim	ensions		29
	7.1	Obtain	ing package dimensions	29
8	Pino	out		30
	8.1	Signal	multiplexing and pin assignments	30
	8.2	Device	pin assignment	32
9	Rev	ision his	story	34



1 Ordering parts

1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to freescale.com and perform a part number search for the following device numbers: RN16 and RN8.

2 Part identification

2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

2.2 Format

Part numbers for this device have the following format:

S 9 S08 RN AA F1 B CC

2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
S	Qualification status	S = fully qualified, general market flow
9	Memory	• 9 = flash based
S08	Core	• S08 = 8-bit CPU
RN	Device family	• RN
AA	Approximate flash size in KB	• 16 = 16 KB • 8 = 8 KB
F1	Fab and mask set identifier	• W2
В	Temperature range (°C)	• M = -40 to 125
CC	Package designator	• LF = 48-LQFP



Field	Description	Values
		LC = 32-LQFPTJ = 20-TSSOPTG = 16-TSSOP

2.4 Example

This is an example part number:

S9S08RN16W2MLF

3 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 1. Parameter Classifications

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

4 Ratings

4.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T _{STG}	Storage temperature	- 55	150	°C	1
T _{SDR}	Solder temperature, lead-free	_	260	°C	2

1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.



naungs

2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

4.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	_	3	_	1

Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

4.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V _{HBM}	Electrostatic discharge voltage, human body model	-6000	+6000	V	1
V _{CDM}	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I _{LAT}	Latch-up current at ambient temperature of 125°C	-100	+100	mA	3

- 1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
- 2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.
- 3. Determined according to JEDEC Standard JESD78D, IC Latch-up Test.
 - Test was performed at 125 °C case temperature (Class II).
 - I/O pins pass +100/-100 mA I-test with Idd current limit at 400mA.
 - I/O pins pass +20/-100 mA I-test with Idd current limit at 1000mA.
 - Supply groups pass 1.5 Vccmax.
 - RESET_B pin was only tested with negative I-test due to product conditioning requirement.

4.4 Voltage and current operating ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in below table may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this document.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either V_{SS} or V_{DD}) or the programmable pullup resistor associated with the pin is enabled.



Symbol	Description	Min.	Max.	Unit
V_{DD}	Supply voltage	-0.3	5.8	V
I _{DD}	Maximum current into V _{DD}	_	120	mA
V _{DIO}	Digital input voltage (except RESET, EXTAL, XTAL, or true open drain pin PTA2 and PTA3)	-0.3	V _{DD} + 0.3	V
	Digital input voltage (true open drain pin PTA2 and PTA3)	-0.3	6	V
V _{AIO}	Analog ¹ , RESET, EXTAL, and XTAL input voltage	-0.3	V _{DD} + 0.3	V
I _D	Instantaneous maximum current single pin limit (applies to all port pins)	-25	25	mA
V_{DDA}	Analog supply voltage	V _{DD} – 0.3	V _{DD} + 0.3	V

^{1.} All digital I/O pins, except open-drain pin PTA2 and PTA3, are internally clamped to V_{SS} and V_{DD} . PTA2 and PTA3 is only clamped to V_{SS} .

5 General

5.1 Nonswitching electrical specifications

5.1.1 DC characteristics

This section includes information about power supply requirements and I/O pin characteristics.

Table 2. DC characteristics

Symbol	С		Descriptions		Min	Typical ¹	Max	Unit
_	_	Оре	rating voltage	_	2.7	_	5.5	V
V _{OH}	С	Output high voltage	All I/O pins, standard- drive strength	5 V, I _{load} = -5 mA	V _{DD} - 0.8	_	_	V
	С			3 V, I _{load} = -2.5 mA	V _{DD} - 0.8	_	_	V
	С		High current drive pins, high-drive	5 V, I _{load} = -20 mA	V _{DD} - 0.8	_	_	V
	С		strength ²	3 V, I _{load} = -10 mA	V _{DD} - 0.8	_	_	V
I _{OHT}	D	Output high	Max total I _{OH} for all	5 V	_	_	-100	mA
		current	ports	3 V	_	_	-50	
V _{OL}	С	Output low voltage	All I/O pins, standard- drive strength	5 V, I _{load} = 5 mA	_	_	0.8	V
	С			3 V, I _{load} = 2.5 mA	_	_	0.8	V



monswitching electrical specifications

Table 2. DC characteristics (continued)

Symbol	С		Descriptions		Min	Typical ¹	Max	Unit
	С		High current drive pins, high-drive	5 V, I _{load} =20 mA	_	_	0.8	V
	С		strength ²	3 V, I _{load} = 10 mA	_	_	0.8	V
I _{OLT}	D	Output low	Max total I _{OL} for all	5 V	_	_	100	mA
		current	ports	3 V	_	_	50	
V _{IH}	Р	Input high	All digital inputs	V _{DD} >4.5V	$0.70 \times V_{DD}$	_	_	V
	С	voltage		V _{DD} >2.7V	$0.75 \times V_{DD}$	_	_	
V _{IL}	Р	Input low	All digital inputs	V _{DD} >4.5V	_	_	$0.30 \times V_{DD}$	V
	С	voltage		V _{DD} >2.7V	_	_	$0.35 \times V_{DD}$	
V _{hys}	С	Input hysteresis	All digital inputs	_	$0.06 \times V_{DD}$	_	_	mV
II _{In} I	Р	Input leakage current	All input only pins (per pin)	$V_{IN} = V_{DD}$ or V_{SS}	_	0.1	1	μΑ
ll _{OZ} l	Р	Hi-Z (off- state) leakage current	All input/output (per pin)	$V_{IN} = V_{DD}$ or V_{SS}	_	0.1	1	μA
ll _{OZTOT} l	С	Total leakage combined for all inputs and Hi-Z pins	All input only and I/O	$V_{IN} = V_{DD}$ or V_{SS}	_	_	2	μА
R _{PU}	Р	Pullup resistors	All digital inputs, when enabled (all I/O pins other than PTA2 and PTA3)	_	30.0	_	50.0	kΩ
R _{PU} ³	Р	Pullup resistors	PTA2 and PTA3 pin	_	30.0	_	60.0	kΩ
I _{IC}	D	DC injection	Single pin limit	$V_{IN} < V_{SS}$	-0.2	_	2	mA
		current ^{4, 5, 6}	Total MCU limit, includes sum of all stressed pins	$V_{IN} > V_{DD}$	-5	_	25	
C _{In}	С	Input cap	acitance, all pins	_	_	_	7	pF
V _{RAM}	С	RAM re	etention voltage	_	2.0	_	_	V

- 1. Typical values are measured at 25 °C. Characterized, not tested.
- 2. Only PTB4, PTB5 support ultra high current output.
- 3. The specified resistor value is the actual value internal to the device. The pullup value may appear higher when measured externally on the pin.
- 4. All functional non-supply pins, except for PTA2 and PTA3, are internally clamped to V_{SS} and V_{DD} .
- 5. Input must be current-limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the large one.
- 6. Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If the positive injection current ($V_{In} > V_{DD}$) is higher than I_{DD} , the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure that external V_{DD} load will shunt current higher than maximum injection current when the MCU is not consuming power, such as no system clock is present, or clock rate is very low (which would reduce overall power consumption).



Table 3. LVD and POR Specification

Symbol	С	Desc	Description		Тур	Max	Unit
V _{POR}	D	POR re-arr	n voltage ^{1, 2}	1.5	1.75	2.0	V
V _{LVDH}	С	threshold - hig	Falling low-voltage detect threshold - high range (LVDV = 1) ³		4.3	4.4	V
V _{LVW1H}	С	Falling low- voltage			4.4	4.5	V
V _{LVW2H}	С	warning threshold -	Level 2 falling (LVWV = 01)	4.5	4.5	4.6	V
V _{LVW3H}	С	riigii rarige	high range Level 3 falling (LVWV = 10)		4.6	4.7	V
V _{LVW4H}	С		Level 4 falling (LVWV = 11)		4.7	4.8	V
V _{HYSH}	С		low-voltage ng hysteresis	_	100	_	mV
V _{LVDL}	С	threshold - low	roltage detect range (LVDV = 0)	2.56	2.61	2.66	V
V _{LVDW1L}	С	Falling low- voltage	Level 1 falling (LVWV = 00)	2.62	2.7	2.78	V
V _{LVDW2L}	С	warning threshold - low range	Level 2 falling (LVWV = 01)	2.72	2.8	2.88	V
V _{LVDW3L}	С	low range	Level 3 falling (LVWV = 10)	2.82	2.9	2.98	V
V _{LVDW4L}	С		Level 4 falling (LVWV = 11)		3.0	3.08	V
V _{HYSDL}	С		Low range low-voltage detect hysteresis		40	_	mV
V _{HYSWL}	С		Low range low-voltage warning hysteresis		80	_	mV
V _{BG}	Р	Buffered ban	dgap output 4	1.14	1.16	1.18	V

- 1. Maximum is highest voltage that POR is guaranteed.
- 2. POR ramp time must be longer than 20us/V to get a stable startup.
- 3. Rising thresholds are falling threshold + hysteresis.
- 4. Voltage factory trimmed at V_{DD} = 5.0 V, Temp = 125 °C






Figure 5. Typical I_{OL} Vs. V_{OL} (standard drive strength) ($V_{DD} = 5 \text{ V}$)




Figure 6. Typical I_{OL} Vs. V_{OL} (standard drive strength) ($V_{DD} = 3 \text{ V}$)



5.1.2 Supply current characteristics

This section includes information about power supply current in various operating modes.

Table 4. Supply current characteristics

Num	С	Parameter	Symbol	Bus Freq	V _{DD} (V)	Typical ¹	Max	Unit	Temp
1	С	Run supply current FEI	RI _{DD}	20 MHz	5	7.60	_	mA	-40 to 125 °C
	С	mode, all modules on; run from flash		10 MHz		4.65	_		
		IIOIII IIasii		1 MHz		1.90	_		
	С			20 MHz	3	7.05	_		
	С			10 MHz		4.40	_		
				1 MHz		1.85	_	1	
2	С	Run supply current FEI	RI _{DD}	20 MHz	5	5.88	_	mA	-40 to 125 °C
	С	mode, all modules off &		10 MHz		3.70	_	1	
		gated; run from flash		1 MHz		1.85	_	1	
	С			20 MHz	3	5.35	_	1	
	С			10 MHz		3.42	_	1	
				1 MHz		1.80	_	1	
3	Р	Run supply current FBE	RI _{DD}	20 MHz	5	10.9	14.0	mA	-40 to 125 °C
	С	mode, all modules on; run		10 MHz		6.10	_	1	
		from RAM		1 MHz		1.69	_	1	
	С			20 MHz	3	8.18	_	1	
				10 MHz		5.14	_	1	
				1 MHz		1.44	_	-	
4	Р	Run supply current FBE	RI _{DD}	20 MHz	5	8.50	13.0	mA	-40 to 125 °C
	С	mode, all modules off &	55	10 MHz		5.07	_	1	
		gated; run from RAM		1 MHz		1.59	_	-	
	С			20 MHz	3	6.11	_	1	
				10 MHz		4.10	_	1	
				1 MHz		1.34	_	1	
5	С	Wait mode current FEI	WI _{DD}	20 MHz	5	5.95		mA	-40 to 125 °C
		mode, all modules on		10 MHz		3.50		1	
				1 MHz		1.24	_	1	
	С			20 MHz	3	5.45	_	+	
				10 MHz		3.25	_	+	
				1 MHz		1.20	_	+	
6	С	Stop3 mode supply	S3I _{DD}		5	4.6	_	μΑ	-40 to 125 °C
	C	current no clocks active	Join	_	3	4.5	_	PA	-40 to 125 °C
		(except 1kHz LPO clock) ^{2, 3}		_ _	5	7.0			70 10 120 0
7	С	ADC adder to stop3	_	_	5	40	_	μA	-40 to 125 °C



Table 4. S	Supply current	characteristics ((continued))
------------	----------------	-------------------	-------------	---

Num	С	Parameter	Symbol	Bus Freq	V _{DD} (V)	Typical ¹	Max	Unit	Temp
	С	ADLPC = 1			3	39	_		
		ADLSMP = 1							
		ADCO = 1							
		MODE = 10B							
		ADICLK = 11B							
8	С	TSI adder to stop3 ⁴	_	_	5	121	_	μΑ	-40 to 125 °C
	С	PS = 010B			3	120	_		
		NSCN = 0x0F							
		EXTCHRG = 0							
		REFCHRG = 0							
		DVOLT = 01B							
9	С	LVD adder to stop3 ⁵	_	_	5	128	_	μΑ	-40 to 125 °C
	С				3	124	_		

- 1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
- 2. RTC adder cause <1 μ A I $_{DD}$ increase typically, RTC clock source is 1kHz LPO clock.
- 3. ACMP adder cause <10 μ A I_{DD} increase typically.
- 4. The current varies with TSI configuration and capacity of touch electrode. Please refer to TSI electrical specifications.
- 5. LVD is periodically woken up from stop3 by 5% duty cycle. The period is equal to or less than 2 ms.

5.1.3 EMC performance

Electromagnetic compatibility (EMC) performance is highly dependent on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

5.2 Switching specifications

5.2.1 Control timing

Table 5. Control timing

Num	С	Rating	Symbol	Min	Typical ¹	Max	Unit
1	Р	Bus frequency (t _{cyc} = 1/f _{Bus})	f _{Bus}	DC	_	20	MHz
2	Р	Internal low power oscillator frequency	f _{LPO}	0.67	1.0	1.25	KHz



switching specifications

Table 5. Control timing (continued)

Num	С	Rating		Symbol	Min	Typical ¹	Max	Unit
3	D	External reset pulse width ²	eset pulse width ²		1.5 ×		_	ns
					t _{Self_reset}			
4	D	Reset low drive		t _{rstdrv}	$34 \times t_{cyc}$	_	_	ns
5	D	BKGD/MS setup time after debug force reset to enter u	0 0	t _{MSSU}	500	_	_	ns
6	D	BKGD/MS hold time after is debug force reset to enter u		t _{MSH}	100	_	_	ns
7	D	Keyboard interrupt pulse width	Asynchronous path ²	t _{ILIH}	100	_	_	ns
	D		Synchronous path	t _{IHIL}	$1.5 \times t_{cyc}$	_	_	ns
8	С	Port rise and fall time -	_	t _{Rise}	_	10.2	_	ns
	С	standard drive strength (load = 50 pF) ⁴		t _{Fall}	_	9.5	_	ns
	С	Port rise and fall time -	_	t _{Rise}	_	5.4	_	ns
	С	high drive strength (load = 50 pF) ⁴		t _{Fall}	_	4.6	_	ns

- 1. Typical values are based on characterization data at V_{DD} = 5.0 V, 25 °C unless otherwise stated.
- 2. This is the shortest pulse that is guaranteed to be recognized as a reset pin request.
- To enter BDM mode following a POR, BKGD/MS must be held low during the powerup and for a hold time of t_{MSH} after V_{DD} rises above V_{LVD}.
- 4. Timing is shown with respect to 20% V_{DD} and 80% V_{DD} levels. Temperature range -40 °C to 125 °C.





Figure 10. KBIPx timing

5.2.2 Debug trace timing specifications

Table 6. Debug trace operating behaviors

Symbol	Description	Min.	Max.	Unit
t _{cyc}	Clock period	Frequency dependent		MHz
t _{wl}	Low pulse width	2	_	ns





6.1 External oscillator (XOSC) and ICS characteristics

Table 9. XOSC and ICS specifications (temperature range = -40 to 125 °C ambient)

Num	С	C	haracteristic	Symbol	Min	Typical ¹	Max	Unit
1	С	Oscillator	Low range (RANGE = 0)	f _{lo}	32	_	40	kHz
	С	crystal or resonator	High range (RANGE = 1) FEE or FBE mode ²	f _{hi}	4	_	20	MHz
	С		High range (RANGE = 1), high gain (HGO = 1), FBELP mode	f _{hi}	4	_	20	MHz
	С		High range (RANGE = 1), low power (HGO = 0), FBELP mode	f _{hi}	4	_	20	MHz
2	D	Lo	oad capacitors	C1, C2		See Note ³		
3	D	Feedback resistor	Low Frequency, Low-Power Mode ⁴	R _F	_	_	_	ΜΩ
			Low Frequency, High-Gain Mode		_	10	_	MΩ
			High Frequency, Low- Power Mode		_	1	_	МΩ
			High Frequency, High-Gain Mode		_	1	_	MΩ
4	D	Series resistor -	Low-Power Mode ⁴	R _S	_	_	_	kΩ
		Low Frequency	High-Gain Mode		_	200	_	kΩ
5	D	Series resistor - High Frequency	Low-Power Mode ⁴	R _S	_	_	_	kΩ
	D	Series resistor -	4 MHz		_	0	_	kΩ
	D	High Frequency,	8 MHz		_	0	_	kΩ
	D	High-Gain Mode	16 MHz		_	0	_	kΩ
6	С	Crystal start-up	Low range, low power	t _{CSTL}	_	1000	_	ms
	С	time Low range = 39.0625 kHz	Low range, high power		_	800	_	ms
	С	crystal; High	High range, low power	t _{CSTH}	_	3	_	ms
	С	range = 20 MHz crystal ⁵ , ⁶	High range, high power		_	1.5	_	ms
7	Т	Internal re	eference start-up time	t _{IRST}		20	50	μs
8	D	Square wave	FEE or FBE mode ²	f _{extal}	0.03125	_	5	MHz
	D	input clock frequency	FBELP mode		0	_	20	MHz
9	Р	Average inter	nal reference frequency - trimmed	f _{int_t}	_	39.0625	_	kHz
10	Р	DCO output fi	requency range - trimmed	f _{dco_t}	16	_	20	MHz
11	Р	Total deviation of DCO output from trimmed	Over full voltage range and temperature range of -40 to 125 °C	Δf_{dco_t}	_	_	±2.0	
	С	frequency ⁵	Over full voltage range and temperature range of -40 to 105 °C				±1.5	%f _{dco}



Table 9. XOSC and ICS specifications (temperature range = -40 to 125 °C ambient) (continued)

Num	С	Characteristic	Symbol	Min	Typical ¹	Max	Unit
	С	Over fixed voltage temperature range 70 °C				±1.0	
12	С	FLL acquisition time ⁵ , ⁷	t _{Acquire}	_	_	2	ms
13	С	Long term jitter of DCO output clo (averaged over 2 ms interval) ⁸		_	0.02	0.2	%f _{dco}

- 1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
- 2. When ICS is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.
- 3. See crystal or resonator manufacturer's recommendation.
- Load capacitors (C₁,C₂), feedback resistor (R_F) and series resistor (R_S) are incorporated internally when RANGE = HGO = 0.
- 5. This parameter is characterized and not tested on each device.
- 6. Proper PC board layout procedures must be followed to achieve specifications.
- 7. This specification applies to any time the FLL reference source or reference divider is changed, trim value changed, or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- 8. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{Bus}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V_{DD} and V_{SS} and variation in crystal oscillator frequency increase the C_{Jitter} percentage for a given interval.




Figure 15. Typical crystal or resonator circuit



reripheral operating requirements and behaviors

6.2 NVM specifications

This section provides details about program/erase times and program/erase endurance for the flash and EEPROM memories.

Table 10. Flash characteristics

С	Characteristic	Symbol	Min ¹	Typical ²	Max ³	Unit ⁴
D	Supply voltage for program/erase -40 °C to 125 °C	V _{prog/erase}	2.7	_	5.5	V
D	Supply voltage for read operation	V_{Read}	2.7	_	5.5	V
D	NVM Bus frequency	f _{NVMBUS}	1	_	25	MHz
D	NVM Operating frequency	f _{NVMOP}	0.8	1	1.05	MHz
D	Erase Verify All Blocks	t _{VFYALL}	_	_	17338	t _{cyc}
D	Erase Verify Flash Block	t _{RD1BLK}	_	_	16913	t _{cyc}
D	Erase Verify EEPROM Block	t _{RD1BLK}	_	_	810	t _{cyc}
D	Erase Verify Flash Section	t _{RD1SEC}	_	_	484	t _{cyc}
D	Erase Verify EEPROM Section	t _{DRD1SEC}	_	_	555	t _{cyc}
D	Read Once	t _{RDONCE}	_	_	450	t _{cyc}
D	Program Flash (2 word)	t _{PGM2}	0.12	0.12	0.29	ms
D	Program Flash (4 word)	t _{PGM4}	0.20	0.21	0.46	ms
D	Program Once	t _{PGMONCE}	0.20	0.21	0.21	ms
D	Program EEPROM (1 Byte)	t _{DPGM1}	0.10	0.10	0.27	ms
D	Program EEPROM (2 Byte)	t _{DPGM2}	0.17	0.18	0.43	ms
D	Program EEPROM (3 Byte)	t _{DPGM3}	0.25	0.26	0.60	ms
D	Program EEPROM (4 Byte)	t _{DPGM4}	0.32	0.33	0.77	ms
D	Erase All Blocks	t _{ERSALL}	96.01	100.78	101.49	ms
D	Erase Flash Block	t _{ERSBLK}	95.98	100.75	101.44	ms
D	Erase Flash Sector	t _{ERSPG}	19.10	20.05	20.08	ms
D	Erase EEPROM Sector	t _{DERSPG}	4.81	5.05	20.57	ms
D	Unsecure Flash	t _{UNSECU}	96.01	100.78	101.48	ms
D	Verify Backdoor Access Key	t _{VFYKEY}	_	_	464	t _{cyc}
D	Set User Margin Level	t _{MLOADU}	_	_	407	t _{cyc}
С	FLASH Program/erase endurance T_L to T_H = -40 °C to 125 °C	n _{FLPE}	10 k	100 k	_	Cycles
С	EEPROM Program/erase endurance TL to TH = -40 °C to 125 °C	n _{FLPE}	50 k	500 k	_	Cycles
С	Data retention at an average junction temperature of T _{Javg} = 85°C after up to 10,000 program/erase cycles	t _{D_ret}	15	100	_	years

^{1.} Minimum times are based on maximum $f_{\mbox{\scriptsize NVMOP}}$ and maximum $f_{\mbox{\scriptsize NVMBUS}}$

^{2.} Typical times are based on typical f_{NVMOP} and maximum f_{NVMBUS}

^{3.} Maximum times are based on typical f_{NVMOP} and typical f_{NVMBUS} plus aging

^{4.} $t_{cyc} = 1 / f_{NVMBUS}$



reripheral operating requirements and behaviors




Figure 16. ADC input impedance equivalency diagram

Table 12. 12-bit ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$)

Characteristic	Conditions	С	Symb	Min	Typ ¹	Max	Unit
Supply current		T	I _{DDA}	_	133	_	μΑ
ADLPC = 1							
ADLSMP = 1							
ADCO = 1							
Supply current		Т	I _{DDA}	_	218	_	μA
ADLPC = 1							
ADLSMP = 0							
ADCO = 1							
Supply current		Т	I _{DDA}	_	327	_	μA
ADLPC = 0							
ADLSMP = 1							
ADCO = 1							
Supply current		Т	I _{DDAD}	_	582	990	μA
ADLPC = 0							
ADLSMP = 0							
ADCO = 1							
Supply current	Stop, reset, module off	Т	I _{DDA}	_	0.011	1	μА
ADC asynchronous clock source	High speed (ADLPC = 0)	Р	f _{ADACK}	2	3.3	5	MHz



Table 12. 12-bit ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

Characteristic	Conditions	С	Symb	Min	Typ ¹	Max	Unit
	Low power (ADLPC = 1)			1.25	2	3.3	
Conversion time (including sample	Short sample (ADLSMP = 0)	Т	t _{ADC}	_	20	_	ADCK cycles
time)	Long sample (ADLSMP = 1)			_	40	_	
Sample time	Short sample (ADLSMP = 0)	Т	t _{ADS}	_	3.5	_	ADCK cycles
	Long sample (ADLSMP = 1)			_	23.5	_	
Total unadjusted	12-bit mode	Т	E _{TUE}	_	±5.0	_	LSB ³
Error ²	10-bit mode	Р		_	±1.5	±2.0	
	8-bit mode	P ⁴		_	±0.7	±1.0	
Differential Non-	12-bit mode	Т	DNL	_	±1.0	_	LSB ³
Linearity	10-bit mode ⁵	Р		_	±0.25	±0.5	
	8-bit mode ⁵	P ⁴		_	±0.15	±0.25	
Integral Non-Linearity	12-bit mode	Т	INL	_	±1.0	_	LSB ³
	10-bit mode	Т		_	±0.3	±0.5	
	8-bit mode	Т		_	±0.15	±0.25	
Zero-scale error ⁶	12-bit mode	С	E _{ZS}	_	±2.0	_	LSB ³
	10-bit mode	Р		_	±0.25	±1.0	
	8-bit mode	P ⁴		_	±0.65	±1.0	
Full-scale error ⁷	12-bit mode	Т	E _{FS}	_	±2.5	_	LSB ³
	10-bit mode	Т		_	±0.5	±1.0	1
	8-bit mode	Т		_	±0.5	±1.0	1
Quantization error	≤12 bit modes	D	EQ	_	_	±0.5	LSB ³
Input leakage error ⁸	all modes	D	E _{IL}		I _{In} * R _{AS}		mV
Temp sensor slope	-40°C– 25°C	D	m	_	3.266	_	mV/°C
	25°C- 125°C			_	3.638	_	1
Temp sensor voltage	25°C	D	V _{TEMP25}	_	1.396	_	V

^{1.} Typical values assume $V_{DDA} = 5.0 \text{ V}$, Temp = 25°C, $f_{ADCK} = 1.0 \text{ MHz}$ unless otherwise stated. Typical values are for reference only and are not tested in production.

^{2.} Includes quantization.

^{3.} $1 LSB = (V_{REFH} - V_{REFL})/2^N$

^{4. 10-}bit mode only for package LQFP48/32, TSSOP20/16. Those parameters are only achieved by the design characterization

^{5.} Monotonicity and no-missing-codes guaranteed in 10-bit and 8-bit modes

^{6.} $V_{ADIN} = V_{SSA}$

^{7.} $V_{ADIN} = V_{DDA}$

^{8.} I_{In} = leakage current (refer to DC characteristics)



Fmoul

To find a package drawing, go to freescale.com and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number
16-pin TSSOP	98ASH70247A
20-pin TSSOP	98ASH70169A
32-pin LQFP	98ASH70029A
48-pin LQFP	98ASH00962A

8 Pinout

8.1 Signal multiplexing and pin assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

Table 17. Pin availability by package pin-count

Pin Number			Lowest Priority <> Highest					
48-LQFP	32-LQFP	20-TSSOP	16-TSSOP	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4
1	1	_	_	PTD1 ¹	_	FTM2CH3	_	_
2	2	_	_	PTD0 ¹	_	FTM2CH2	_	_
3	_	_	_	PTE4	_	TCLK2	_	_
4	_	_	_	PTE3	_	BUSOUT	_	_
5	3	3	3	_	_	_	_	V_{DD}
6	4	_	_	_	_	_	V_{DDA}	V _{REFH}
7	5	_	_	_	_	_	V _{SSA}	V _{REFL}
8	6	4	4	_	_	_	_	V _{SS}
9	7	5	5	PTB7	_	_	SCL	EXTAL
10	8	6	6	PTB6	_	_	SDA	XTAL
11	_	_	_	_	_	_	_	Vss
12	_	_	_	NC				
13	_	_	_	NC				
14	9	7	7	PTB5 ¹	_	FTM2CH5	SS0	_
15	10	8	8	PTB4 ¹	_	FTM2CH4	MISO0	_
16	11	9	_	PTC3	_	FTM2CH3	ADP11	TSI9
17	12	10	_	PTC2	_	FTM2CH2	ADP10	TSI8
18	_		_	PTD7		_	_	_



highest priority module will have control over the pin. Selecting a higher priority pin function with a lower priority function already enabled can cause spurious edges to the lower priority module. Disable all modules that share a pin before enabling another module.

8.2 Device pin assignment




Figure 21. S9S08RN16 48-pin LQFP package



			ľ	
RESET	1	16		PTA0/KBI0P0/FTM0CH0/ACMP0/ADP0
BKGD/MS	2	15		PTA1/KBI0P1/FTM0CH1/ACMP1/ADP1
V_{DD}	3	14		PTA2/KBI0P2/RxD0/SDA ²
V_{SS}	4	13		PTA3/KBI0P3/TxD0/SCL ²
PTB7/SCL/EXTAL	5	12		PTB0/KBI0P4/RxD0/ADP4/TSI2
PTB6/SDA/XTAL	6	11		PTB1/KBI0P5/TxD0/ADP5/TSI3
PTB5/FTM2CH5/SS0 ¹	7	10		PTB2/KBI0P6/SPSCK0/ADP6/TSI4
PTB4/FTM2CH4/MISO0 ¹	8	9		PTB3/KBI0P7/MOSI0/ADP7/TSI5
			l	

High source/sink current pins
 True open drain pins

Figure 24. S9S08RN16 16-pin TSSOP package

Revision history 9

The following table provides a revision history for this document.

Table 18. Revision history

Rev. No.	Date	Substantial Changes
1	02/2014	Initial Release