

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	12
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	16-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	16-TSSOP
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/s9s08rn16w2vtg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table of Contents

1	Orde	ering pa	rts4
	1.1	Determ	ining valid orderable parts4
2	Part	identific	cation4
	2.1	Descrip	otion4
	2.2	Format	
	2.3	Fields	4
	2.4	Examp	le5
3	Para	ameter (Classification5
4	Rati	ngs	5
	4.1	Therma	al handling ratings5
	4.2	Moistur	e handling ratings6
	4.3	ESD ha	andling ratings6
	4.4	Voltage	e and current operating ratings6
5	Gen	eral	
	5.1	Nonswi	itching electrical specifications7
		5.1.1	DC characteristics7
		5.1.2	Supply current characteristics14
		5.1.3	EMC performance15
	5.2	Switchi	ng specifications15
		5.2.1	Control timing15

		5.2.2	Debug trace timing specifications16
		5.2.3	FTM module timing17
	5.3	Therma	al specifications18
		5.3.1	Thermal characteristics18
6	Peri	pheral c	perating requirements and behaviors19
	6.1	Externa	al oscillator (XOSC) and ICS characteristics19
	6.2	NVM s	pecifications21
	6.3	Analog	
		6.3.1	ADC characteristics23
		6.3.2	Analog comparator (ACMP) electricals25
	6.4	Comm	unication interfaces26
		6.4.1	SPI switching specifications26
	6.5	Human	-machine interfaces (HMI)29
		6.5.1	TSI electrical specifications
7	Dim	ensions	
	7.1	Obtaini	ng package dimensions29
8	Pinc	out	
	8.1	Signal	multiplexing and pin assignments
	8.2	Device	pin assignment32
9	Rev	ision his	story



Parameter Classification

Field	Description	Values
		 LC = 32-LQFP TJ = 20-TSSOP TG = 16-TSSOP

2.4 Example

This is an example part number:

S9S08RN16W2MLF

3 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 1. Parameter Classifications

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

4 Ratings

4.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T _{STG}	Storage temperature	-55	150	°C	1
T _{SDR}	Solder temperature, lead-free	_	260	°C	2

1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.



Symbol	Description	Min.	Max.	Unit
V _{DD}	Supply voltage	-0.3	5.8	V
I _{DD}	Maximum current into V _{DD}	_	120	mA
V _{DIO}	Digital input voltage (except RESET, EXTAL, XTAL, or true open drain pin PTA2 and PTA3)	-0.3	V _{DD} + 0.3	V
	Digital input voltage (true open drain pin PTA2 and PTA3)	-0.3	6	V
V _{AIO}	Analog ¹ , RESET, EXTAL, and XTAL input voltage	-0.3	V _{DD} + 0.3	V
Ι _D	Instantaneous maximum current single pin limit (applies to all port pins)	-25	25	mA
V _{DDA}	Analog supply voltage	V _{DD} – 0.3	V _{DD} + 0.3	V

1. All digital I/O pins, except open-drain pin PTA2 and PTA3, are internally clamped to V_{SS} and V_{DD} . PTA2 and PTA3 is only clamped to V_{SS} .

5 General

5.1 Nonswitching electrical specifications

5.1.1 DC characteristics

This section includes information about power supply requirements and I/O pin characteristics.

Symbol	С		Descriptions		Min	Typical ¹	Max	Unit
—	_	Ope	rating voltage	—	2.7	—	5.5	V
V _{OH}	С	Output high voltage	All I/O pins, standard- drive strength	5 V, I _{load} = -5 mA	V _{DD} - 0.8		_	V
	С			3 V, I _{load} = -2.5 mA	V _{DD} - 0.8		_	V
	С		High current drive pins, high-drive	5 V, I _{load} = -20 mA	V _{DD} - 0.8		_	V
	С		strength ²	3 V, I _{load} = -10 mA	V _{DD} - 0.8		_	V
I _{OHT}	D	Output high	Max total I _{OH} for all	5 V	—	—	-100	mA
		current	ports	3 V	_	—	-50	
V _{OL}	С	Output low voltage	All I/O pins, standard- drive strength	5 V, I _{load} = 5 mA			0.8	V
	С]		3 V, I _{load} = 2.5 mA		_	0.8	V

Table continues on the next page ...



Symbol	С		Descriptions		Min	Typical ¹	Max	Unit
	С		High current drive pins, high-drive	5 V, I _{load} =20 mA	_	_	0.8	V
	С		strength ²	3 V, I _{load} = 10 mA	_		0.8	V
I _{OLT}	D	Output low	Max total I _{OL} for all	5 V	_	_	100	mA
		current	ports	3 V	_	—	50	
V _{IH}	Р	Input high	All digital inputs	V _{DD} >4.5V	$0.70 \times V_{DD}$	—		V
	С	voltage		V _{DD} >2.7V	$0.75 \times V_{DD}$	_]
V _{IL}	Р	Input low	All digital inputs	V _{DD} >4.5V	_	_	$0.30 \times V_{DD}$	V
	С	voltage		V _{DD} >2.7V	_	_	$0.35 \times V_{DD}$	
V _{hys}	С	Input hysteresis	All digital inputs	—	$0.06 \times V_{DD}$	—	_	mV
{In}	Р	Input leakage current	All input only pins (per pin)	$V{IN} = V_{DD}$ or V_{SS}	_	0.1	1	μA
ll _{oz} l	Р	Hi-Z (off- state) leakage current	All input/output (per pin)	$V_{IN} = V_{DD}$ or V_{SS}	_	0.1	1	μA
II _{OZTOT} I	С	Total leakage combined for all inputs and Hi-Z pins	All input only and I/O	$V_{IN} = V_{DD}$ or V_{SS}	_	-	2	μA
R _{PU}	Р	Pullup resistors	All digital inputs, when enabled (all I/O pins other than PTA2 and PTA3)	_	30.0	_	50.0	kΩ
R _{PU} ³	Р	Pullup resistors	PTA2 and PTA3 pin	—	30.0	—	60.0	kΩ
I _{IC}	D	DC injection	Single pin limit	$V_{\rm IN} < V_{\rm SS},$	-0.2	_	2	mA
		current ^{4, 5, 6}	Total MCU limit, includes sum of all stressed pins	V _{IN} > V _{DD}	-5	—	25	
C _{In}	С	Input cap	acitance, all pins		_	_	7	pF
V _{RAM}	С	RAM re	etention voltage		2.0	_	<u> </u>	V

	Table 2.	DC characteristics	(continued)
--	----------	--------------------	-------------

1. Typical values are measured at 25 °C. Characterized, not tested.

2. Only PTB4, PTB5 support ultra high current output.

- 3. The specified resistor value is the actual value internal to the device. The pullup value may appear higher when measured externally on the pin.
- 4. All functional non-supply pins, except for PTA2 and PTA3, are internally clamped to V_{SS} and V_{DD} .
- 5. Input must be current-limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the large one.
- 6. Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If the positive injection current (V_{In} > V_{DD}) is higher than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure that external V_{DD} load will shunt current higher than maximum injection current when the MCU is not consuming power, such as no system clock is present, or clock rate is very low (which would reduce overall power consumption).



Nonswitching electrical specifications




Figure 3. Typical I_{OH} Vs. V_{DD} - V_{OH} (high drive strength) (V_{DD} = 5 V)




Figure 4. Typical I_{OH} Vs. V_{DD} - V_{OH} (high drive strength) (V_{DD} = 3 V)

nonswitching electrical specifications




Figure 5. Typical I_{OL} Vs. V_{OL} (standard drive strength) (V_{DD} = 5 V)




Figure 6. Typical I_{OL} Vs. V_{OL} (standard drive strength) (V_{DD} = 3 V)






Figure 7. Typical I_{OL} Vs. V_{OL} (high drive strength) (V_{DD} = 5 V)




Figure 8. Typical I_{OL} Vs. V_{OL} (high drive strength) (V_{DD} = 3 V)



ownching specifications

Num	С	Rating	l	Symbol	Min	Typical ¹	Max	Unit
3	D	External reset pulse width ²		t _{extrst}	1.5 ×	_	—	ns
					t _{Self_reset}			
4	D	Reset low drive		t _{rstdrv}	$34 \times t_{cyc}$	_	_	ns
5	D	BKGD/MS setup time after debug force reset to enter u	0 0	t _{MSSU}	500	_	—	ns
6	D	BKGD/MS hold time after is debug force reset to enter u		t _{MSH}	100	_	—	ns
7	D	Keyboard interrupt pulse width	Asynchronous path ²	tı∟ıн	100	_	—	ns
	D		Synchronous path	t _{IHIL}	$1.5 \times t_{cyc}$	_	—	ns
8	С	Port rise and fall time -	_	t _{Rise}	—	10.2	_	ns
	С	standard drive strength (load = 50 pF) ⁴		t _{Fall}	—	9.5		ns
	С	Port rise and fall time -	_	t _{Rise}	—	5.4	—	ns
	С	high drive strength (load = 50 pF) ⁴		t _{Fall}	_	4.6	_	ns

Table 5. Control timing (continued)

1. Typical values are based on characterization data at V_{DD} = 5.0 V, 25 °C unless otherwise stated.

- 2. This is the shortest pulse that is guaranteed to be recognized as a reset pin request.
- To enter BDM mode following a POR, BKGD/MS must be held low during the powerup and for a hold time of t_{MSH} after V_{DD} rises above V_{LVD}.
- 4. Timing is shown with respect to 20% V_{DD} and 80% V_{DD} levels. Temperature range -40 °C to 125 °C.




Figure 9. Reset timing




Figure 10. KBIPx timing

5.2.2 Debug trace timing specifications

Table 6. Debug trace operating behaviors

Symbol	Description	Min.	Max.	Unit
t _{cyc}	Clock period	Frequency dependent		MHz
t _{wl}	Low pulse width	2	—	ns

Table continues on the next page...



Symbol	Description	Min.	Max.	Unit
t _{wh}	High pulse width	2	—	ns
t _r	Clock and data rise time	—	3	ns
t _f	Clock and data fall time	_	3	ns
t _s	Data setup	3	_	ns
t _h	Data hold	2	—	ns

Table 6. Debug trace operating behaviors (continued)




Figure 11. TRACE_CLKOUT specifications




Figure 12. Trace data specifications

5.2.3 FTM module timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

No.	С	Function	Symbol	Min	Мах	Unit
1	D	External clock frequency	f _{TCLK}	0	f _{Bus} /4	Hz
2	D	External clock period	t _{TCLK}	4		t _{cyc}
3	D	External clock high time	t _{clkh}	1.5		t _{cyc}
4	D	External clock low time	t _{clkl}	1.5		t _{cyc}
5	D	Input capture pulse width	t _{ICPW}	1.5		t _{cyc}






Figure 13. Timer external clock




Figure 14. Timer input capture pulse

5.3 Thermal specifications

5.3.1 Thermal characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take $P_{I/O}$ into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} will be very small.

Rating	Symbol	Value	Unit
Operating temperature range (packaged)	T _A	T_L to T_H -40 to 125	°C
Junction temperature range	TJ	-40 to 135	°C
	Thermal resistance	e single-layer board	
48-pin LQFP	θ _{JA}	82	°C/W
32-pin LQFP	θ _{JA}	88	°C/W
20-pin TSSOP	θ _{JA}	116	°C/W
16-pin TSSOP	θ _{JA}	130	°C/W
	Thermal resistance	ce four-layer board	

Table 8. Thermal characteristics

Table continues on the next page...



6.1 External oscillator (XOSC) and ICS characteristics

Table 9. XOSC and ICS specifications (temperature range = -40 to 125 °C ambient)

Num	С	C	Characteristic		Min	Typical ¹	Max	Unit
1	С	Oscillator	Low range (RANGE = 0)	f _{lo}	32		40	kHz
	С	crystal or resonator High range (RANGE = 1) FEE or FBE mode ²		f _{hi}	4	—	20	MHz
	С		High range (RANGE = 1), high gain (HGO = 1), FBELP mode	f _{hi}	4		20	MHz
	С		High range (RANGE = 1), low power (HGO = 0), FBELP mode	f _{hi}	4	—	20	MHz
2	D	Lo	bad capacitors	C1, C2		See Note ³		
3	D	Feedback resistor	Low Frequency, Low-Power Mode ⁴	R _F	_	—	_	MΩ
			Low Frequency, High-Gain Mode		_	10	—	MΩ
			High Frequency, Low- Power Mode		_	1	—	MΩ
			High Frequency, High-Gain Mode		_	1	—	MΩ
4	D	Series resistor -	Low-Power Mode ⁴	R _S	_	—		kΩ
		Low Frequency	High-Gain Mode		_	200		kΩ
5	D	Series resistor - High Frequency	Low-Power Mode ⁴	R _S	_	—	—	kΩ
	D	Series resistor -	4 MHz		_	0		kΩ
	D	High Frequency,	8 MHz		_	0		kΩ
	D	High-Gain Mode	16 MHz		—	0	_	kΩ
6	С	Crystal start-up	Low range, low power	t _{CSTL}	_	1000	_	ms
	С	time Low range = 39.0625 kHz	Low range, high power			800	_	ms
	С	crystal; High	High range, low power	t _{CSTH}	_	3		ms
	С	range = 20 MHz crystal ⁵ , ⁶	High range, high power		—	1.5	—	ms
7	Т	Internal re	eference start-up time	t _{IRST}	_	20	50	μs
8	D	Square wave	FEE or FBE mode ²	f _{extal}	0.03125		5	MHz
	D	input clock frequency	FBELP mode		0	—	20	MHz
9	Ρ	Average inter	nal reference frequency - trimmed	f _{int_t}	_	39.0625		kHz
10	Р	DCO output f	requency range - trimmed	f _{dco_t}	16		20	MHz
11	Р	Total deviation of DCO output from trimmed	Over full voltage range and temperature range of -40 to 125 °C	Δf_{dco_t}	_	_	±2.0	
	С	frequency ⁵	Over full voltage range and temperature range of -40 to 105 °C				±1.5	%f _{dco}

Table continues on the next page ...



6.2 NVM specifications

This section provides details about program/erase times and program/erase endurance for the flash and EEPROM memories.

С	Characteristic	Symbol	Min ¹	Typical ²	Max ³	Unit ⁴
D	Supply voltage for program/erase -40 °C to 125 °C	V _{prog/erase}	2.7	-	5.5	V
D	Supply voltage for read operation	V _{Read}	2.7	_	5.5	V
D	NVM Bus frequency	f _{NVMBUS}	1	_	25	MHz
D	NVM Operating frequency	f _{NVMOP}	0.8	1	1.05	MHz
D	Erase Verify All Blocks	t _{VFYALL}	—	—	17338	t _{cyc}
D	Erase Verify Flash Block	t _{RD1BLK}	—	—	16913	t _{cyc}
D	Erase Verify EEPROM Block	t _{RD1BLK}	—	_	810	t _{cyc}
D	Erase Verify Flash Section	t _{RD1SEC}	—	—	484	t _{cyc}
D	Erase Verify EEPROM Section	t _{DRD1SEC}	—	_	555	t _{cyc}
D	Read Once	t _{RDONCE}	—	_	450	t _{cyc}
D	Program Flash (2 word)	t _{PGM2}	0.12	0.12	0.29	ms
D	Program Flash (4 word)	t _{PGM4}	0.20	0.21	0.46	ms
D	Program Once	t _{PGMONCE}	0.20	0.21	0.21	ms
D	Program EEPROM (1 Byte)	t _{DPGM1}	0.10	0.10	0.27	ms
D	Program EEPROM (2 Byte)	t _{DPGM2}	0.17	0.18	0.43	ms
D	Program EEPROM (3 Byte)	t _{DPGM3}	0.25	0.26	0.60	ms
D	Program EEPROM (4 Byte)	t _{DPGM4}	0.32	0.33	0.77	ms
D	Erase All Blocks	t _{ERSALL}	96.01	100.78	101.49	ms
D	Erase Flash Block	t _{ERSBLK}	95.98	100.75	101.44	ms
D	Erase Flash Sector	t _{ERSPG}	19.10	20.05	20.08	ms
D	Erase EEPROM Sector	t _{DERSPG}	4.81	5.05	20.57	ms
D	Unsecure Flash	t _{UNSECU}	96.01	100.78	101.48	ms
D	Verify Backdoor Access Key	t _{VFYKEY}	—	—	464	t _{cyc}
D	Set User Margin Level	t _{MLOADU}	_	—	407	t _{cyc}
С	FLASH Program/erase endurance T_L to T_H = -40 °C to 125 °C	N _{FLPE}	10 k	100 k	_	Cycles
С	EEPROM Program/erase endurance TL to TH = -40 °C to 125 °C	n _{FLPE}	50 k	500 k	_	Cycles
С	Data retention at an average junction temperature of T _{Javg} = 85°C after up to 10,000 program/erase cycles	t _{D_ret}	15	100		years

Table 10. Flash characteristics

1. Minimum times are based on maximum f_{NVMOP} and maximum f_{NVMBUS}

- 2. Typical times are based on typical f_{NVMOP} and maximum f_{NVMBUS}
- 3. Maximum times are based on typical f_{NVMOP} and typical f_{NVMBUS} plus aging
- 4. $t_{cyc} = 1 / f_{NVMBUS}$



Program and erase operations do not require any special power sources other than the normal V_{DD} supply. For more detailed information about program/erase operations, see the Memory section.

6.3 Analog

6.3.1 ADC characteristics

Characteri stic	Conditions	Symb	Min	Typ ¹	Max	Unit	Comment
Supply	Absolute	V _{DDA}	2.7		5.5	V	
voltage	Delta to V _{DD} (V _{DD} -V _{DDAD})	ΔV _{DDA}	-100	0	+100	mV	
Ground voltage	Delta to $V_{SS} (V_{SS} - V_{SSA})^2$	ΔV _{SSA}	-100	0	+100	mV	
Input voltage		V _{ADIN}	V _{REFL}	_	V _{REFH}	V	
Input capacitance		C _{ADIN}	_	4.5	5.5	pF	
Input resistance		R _{ADIN}		3	5	kΩ	_
Analog source	12-bit mode • f _{ADCK} > 4 MHz	R _{AS}		_	2	kΩ	External to MCU
resistance	• f _{ADCK} < 4 MHz	_			5	-	
	 10-bit mode f_{ADCK} > 4 MHz 		_	_	5		
	• $f_{ADCK} < 4 \text{ MHz}$		_	_	10		
	8-bit mode		—	—	10		
	(all valid f _{ADCK})						
ADC	High speed (ADLPC=0)	f _{ADCK}	0.4	_	8.0	MHz	_
conversion clock frequency	Low power (ADLPC=1)		0.4	—	4.0		

1. Typical values assume $V_{DDA} = 5.0 \text{ V}$, Temp = 25°C, $f_{ADCK}=1.0 \text{ MHz}$ unless otherwise stated. Typical values are for reference only and are not tested in production.

2. DC potential difference.






Figure 16. ADC input impedance equivalency diagram

Table 12.	12-bit ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$)
-----------	--

Characteristic	Conditions	С	Symb	Min	Typ ¹	Max	Unit
Supply current		Т	I _{DDA}	-	133	_	μA
ADLPC = 1							
ADLSMP = 1							
ADCO = 1							
Supply current		Т	I _{DDA}	_	218	—	μA
ADLPC = 1							
ADLSMP = 0							
ADCO = 1							
Supply current		Т	I _{DDA}	-	327	—	μA
ADLPC = 0							
ADLSMP = 1							
ADCO = 1							
Supply current		Т	I _{DDAD}	_	582	990	μA
ADLPC = 0							
ADLSMP = 0							
ADCO = 1							
Supply current	Stop, reset, module off	Т	I _{DDA}	-	0.011	1	μΑ
ADC asynchronous clock source	High speed (ADLPC = 0)	Р	f _{ADACK}	2	3.3	5	MHz

Table continues on the next page...



Characteristic	Conditions	С	Symb	Min	Typ ¹	Мах	Unit
	Low power (ADLPC = 1)			1.25	2	3.3	
Conversion time (including sample	Short sample (ADLSMP = 0)	Т	t _{ADC}	_	20	_	ADCK cycles
time)	Long sample (ADLSMP = 1)			—	40	_	-
Sample time	Short sample (ADLSMP = 0)	Т	t _{ADS}	—	3.5	_	ADCK cycles
	Long sample (ADLSMP = 1)			_	23.5	_	
Total unadjusted	12-bit mode	Т	E _{TUE}	—	±5.0	_	LSB ³
Error ²	10-bit mode	Р		_	±1.5	±2.0	-
	8-bit mode	P ⁴		_	±0.7	±1.0	
Differential Non-	12-bit mode	Т	DNL		±1.0	—	LSB ³
Linearity	10-bit mode ⁵	Р			±0.25	±0.5	
	8-bit mode ⁵	P ⁴		_	±0.15	±0.25	
Integral Non-Linearity	12-bit mode	Т	INL		±1.0	—	LSB ³
	10-bit mode	Т		_	±0.3	±0.5	
	8-bit mode	Т		_	±0.15	±0.25	
Zero-scale error ⁶	12-bit mode	С	E _{zs}	_	±2.0	—	LSB ³
	10-bit mode	Р		_	±0.25	±1.0	1
	8-bit mode	P ⁴		_	±0.65	±1.0	
Full-scale error ⁷	12-bit mode	Т	E _{FS}	_	±2.5	—	LSB ³
	10-bit mode	Т		_	±0.5	±1.0	
	8-bit mode	Т		_	±0.5	±1.0	1
Quantization error	≤12 bit modes	D	EQ	_	_	±0.5	LSB ³
Input leakage error ⁸	all modes	D	E _{IL}		I _{In} * R _{AS}	1	mV
Temp sensor slope	-40°C– 25°C	D	m	—	3.266	—	mV/°C
	25°C– 125°C			_	3.638		1
Temp sensor voltage	25°C	D	V _{TEMP25}		1.396	_	V

Table 12. 12-bit ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

1. Typical values assume $V_{DDA} = 5.0 \text{ V}$, Temp = 25°C, $f_{ADCK}=1.0 \text{ MHz}$ unless otherwise stated. Typical values are for reference only and are not tested in production.

2. Includes quantization.

3. 1 LSB = ($V_{REFH} - V_{REFL}$)/2^N

- 4. 10-bit mode only for package LQFP48/32, TSSOP20/16. Those parameters are only achieved by the design characterization.
- 5. Monotonicity and no-missing-codes guaranteed in 10-bit and 8-bit modes
- 6. $V_{ADIN} = V_{SSA}$
- 7. $V_{ADIN} = V_{DDA}$
- 8. I_{In} = leakage current (refer to DC characteristics)

6.3.2 Analog comparator (ACMP) electricals Table 13. Comparator electrical specifications

С	Characteristic	Symbol	Min	Typical	Max	Unit
D	Supply voltage	V _{DDA}	2.7	—	5.5	V
Т	Supply current (Operation mode)	I _{DDA}	—	10	20	μA
D	Analog input voltage	V _{AIN}	V _{SS} - 0.3	—	V _{DDA}	V
Р	Analog input offset voltage	V _{AIO}		_	40	mV
С	Analog comparator hysteresis (HYST=0)	V _H	—	15	20	mV
С	Analog comparator hysteresis (HYST=1)	V _H	—	20	30	mV
Т	Supply current (Off mode)	IDDAOFF	—	60	_	nA
С	Propagation Delay	t _D		0.4	1	μs

6.4 Communication interfaces

6.4.1 SPI switching specifications

The serial peripheral interface (SPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic SPI timing modes. Refer to the SPI chapter of the chip's reference manual for information about the modified transfer formats used for communicating with slower peripheral devices. All timing is shown with respect to 20% V_{DD} and 70% V_{DD} , unless noted, and 100 pF load on all SPI pins. All timing assumes slew rate control is disabled and high drive strength is enabled for SPI output pins.

Nu m.	Symbol	Description	Min.	Max.	Unit	Comment
1	f _{op}	Frequency of operation	f _{Bus} /2048	f _{Bus} /2	Hz	f _{Bus} is the bus clock
2	t _{SPSCK}	SPSCK period	2 x t _{Bus}	2048 x t _{Bus}	ns	$t_{Bus} = 1/f_{Bus}$
3	t _{Lead}	Enable lead time	1/2		t _{SPSCK}	—
4	t _{Lag}	Enable lag time	1/2		t _{SPSCK}	—
5	t _{WSPSCK}	Clock (SPSCK) high or low time	t _{Bus} - 30	1024 x t _{Bus}	ns	—
6	t _{SU}	Data setup time (inputs)	15	—	ns	—
7	t _{HI}	Data hold time (inputs)	0		ns	—
8	t _v	Data valid (after SPSCK edge)	—	25	ns	—
9	t _{HO}	Data hold time (outputs)	0	—	ns	—
10	t _{RI}	Rise time input	—	t _{Bus} - 25	ns	—

Table 14. SPI master mode timing

Table continues on the next page ...



Nu m.	Symbol	Description	Min.	Max.	Unit	Comment
1	f _{op}	Frequency of operation	0	f _{Bus} /4	Hz	f _{Bus} is the bus clock as defined in .
2	t _{SPSCK}	SPSCK period	4 x t _{Bus}	—	ns	$t_{Bus} = 1/f_{Bus}$
3	t _{Lead}	Enable lead time	1	—	t _{Bus}	—
4	t _{Lag}	Enable lag time	1	—	t _{Bus}	_
5	t _{WSPSCK}	Clock (SPSCK) high or low time	t _{Bus} - 30	—	ns	_
6	t _{SU}	Data setup time (inputs)	15	—	ns	—
7	t _{HI}	Data hold time (inputs)	25	—	ns	—
8	t _a	Slave access time	—	t _{Bus}	ns	Time to data active from high-impedance state
9	t _{dis}	Slave MISO disable time	—	t _{Bus}	ns	Hold time to high- impedance state
10	t _v	Data valid (after SPSCK edge)		25	ns	—
11	t _{HO}	Data hold time (outputs)	0	—	ns	—
12	t _{RI}	Rise time input	_	t _{Bus} - 25	ns	—
	t _{FI}	Fall time input				
13	t _{RO}	Rise time output	_	25	ns	—
	t _{FO}	Fall time output				

Table 15. SPI slave mode timing




Figure 19. SPI slave mode timing (CPHA = 0)



To find a package drawing, go to freescale.com and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number		
16-pin TSSOP	98ASH70247A		
20-pin TSSOP	98ASH70169A		
32-pin LQFP	98ASH70029A		
48-pin LQFP	98ASH00962A		

8 Pinout

8.1 Signal multiplexing and pin assignments


The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

Pin Number				Lowest Priority <> Highest				
48-LQFP	32-LQFP	20-TSSOP	16-TSSOP	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4
1	1	_	—	PTD1 ¹		FTM2CH3	_	
2	2	_	—	PTD0 ¹	_	FTM2CH2	—	_
3	—	_	—	PTE4	_	TCLK2	_	_
4	—	_	—	PTE3	_	BUSOUT	—	—
5	3	3	3	_	_		—	V _{DD}
6	4	—	—	_	—		V _{DDA}	V _{REFH}
7	5	_	—	—	_		V _{SSA}	V _{REFL}
8	6	4	4	_	_		—	V _{SS}
9	7	5	5	PTB7	_	—	SCL	EXTAL
10	8	6	6	PTB6	_	_	SDA	XTAL
11	_	_	—	_	_		_	Vss
12	—	_	—	NC				
13	_	_	—	NC				
14	9	7	7	PTB5 ¹	_	FTM2CH5	<u>SS0</u>	_
15	10	8	8	PTB4 ¹		FTM2CH4	MISO0	—
16	11	9	—	PTC3		FTM2CH3	ADP11	TSI9
17	12	10	—	PTC2	_	FTM2CH2	ADP10	TSI8
18	_		_	PTD7		—	—	

Table 17. Pin availability by package pin-count

Table continues on the next page...







9 Revision history

The following table provides a revision history for this document.

Table 18.	Revision	history
-----------	----------	---------

Rev. No.	Date	Substantial Changes
1	02/2014	Initial Release



How to Reach Us:

Home Page: freescale.com

Web Support: freescale.com/support Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Freescale reserves the right to make changes without further notice to any products herein.

Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale, the Freescale logo, CodeWarrior and Processor Expert are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Tower is a trademark of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2014 Freescale Semiconductor, Inc.

Document Number S9S08RN16DS Revision 1, 02/2014

