



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	26
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 12x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/s9s08rn8w2mlc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



- Peripherals
 - ACMP one analog comparator with both positive and negative inputs; separately selectable interrupt on rising and falling comparator output; filtering
 - ADC 12-channel, 12-bit resolution for 48-, 32-pin packages; 10-channel, 10-bit resolution for 20-pin package; 8-channel, 10-bit for 16-pin package; 2.5 µs conversion time; data buffers with optional watermark; automatic compare function; internal bandgap reference channel; operation in stop mode; optional hardware trigger
 - CRC programmable cyclic redundancy check module
 - FTM two flex timer modulators modules including one 6-channel and one 2-channel ones; 16-bit counter; each channel can be configured for input capture, output compare, edge- or center-aligned PWM mode
 - IIC One inter-integrated circuit module; up to 400 kbps; multi-master operation; programmable slave address; supporting broadcast mode and 10-bit addressing
 - MTIM One modulo timer with 8-bit prescaler and overflow interrupt
 - RTC 16-bit real time counter (RTC)
 - SCI two serial communication interface (SCI/UART) modules optional 13-bit break; full duplex non-return to zero (NRZ); LIN extension support
 - SPI one 8-bit serial peripheral interface (SPI) modules; full-duplex or single-wire bidirectional; master or slave mode
 - TSI supporting up to 16 external electrodes; configurable software or hardware scan trigger; fully support freescale touch sensing software library; capability to wake MCU from stop3 mode
- Input/Output
 - Up to 35 GPIOs including one output-only pin
 - One 8-bit keyboard interrupt module (KBI)
 - Two true open-drain output pins
 - Four, ultra-high current sink pins supporting 20 mA source/sink current

Package options

- 48-pin LQFP
- 32-pin LQFP
- 20-pin TSSOP
- 16-pin TSSOP



1 Ordering parts

1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to freescale.com and perform a part number search for the following device numbers: RN16 and RN8.

2 Part identification

2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

2.2 Format

Part numbers for this device have the following format:

S 9 S08 RN AA F1 B CC

2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
S	Qualification status	• S = fully qualified, general market flow
9	Memory	• 9 = flash based
S08	Core	• S08 = 8-bit CPU
RN	Device family	• RN
AA	Approximate flash size in KB	 16 = 16 KB 8 = 8 KB
F1	Fab and mask set identifier	• W2
В	Temperature range (°C)	• M = -40 to 125
CC	Package designator	• LF = 48-LQFP



Parameter Classification

Field	Description	Values
		 LC = 32-LQFP TJ = 20-TSSOP TG = 16-TSSOP

2.4 Example

This is an example part number:

S9S08RN16W2MLF

3 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 1. Parameter Classifications

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

4 Ratings

4.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T _{STG}	Storage temperature	-55	150	°C	1
T _{SDR}	Solder temperature, lead-free	_	260	°C	2

1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.



2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

4.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	_	3	—	1

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

4.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V _{HBM}	Electrostatic discharge voltage, human body model	-6000	+6000	V	1
V _{CDM}	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I _{LAT}	Latch-up current at ambient temperature of 125°C	-100	+100	mA	3

- 1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
- 2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.
- 3. Determined according to JEDEC Standard JESD78D, IC Latch-up Test.
 - Test was performed at 125 °C case temperature (Class II).
 - I/O pins pass +100/-100 mA I-test with Idd current limit at 400mA.
 - I/O pins pass +20/-100 mA I-test with Idd current limit at 1000mA.
 - Supply groups pass 1.5 Vccmax.
 - RESET_B pin was only tested with negative I-test due to product conditioning requirement.

4.4 Voltage and current operating ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in below table may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this document.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either V_{SS} or V_{DD}) or the programmable pullup resistor associated with the pin is enabled.



Symbol				Min	Тур	Max	Unit
V _{POR}	D	POR re-arr	n voltage ^{1, 2}	1.5	1.75	2.0	V
V _{LVDH}	С	threshold - hig	oltage detect h range (LVDV 1) ³	4.2	4.3	4.4	V
V _{LVW1H}	С	Falling low- voltage	Level 1 falling (LVWV = 00)	4.3	4.4	4.5	V
V _{LVW2H}	С	warning threshold - high range	Level 2 falling (LVWV = 01)	4.5	4.5	4.6	V
V _{LVW3H}	С		Level 3 falling (LVWV = 10)	4.6	4.6	4.7	V
V _{LVW4H}	С		Level 4 falling (LVWV = 11)	4.7	4.7	4.8	V
V _{HYSH}	С		low-voltage ng hysteresis	_	100	_	mV
V _{LVDL}	С	threshold - low	roltage detect range (LVDV = 0)	2.56	2.61	2.66	V
V _{LVDW1L}	С	Falling low- voltage	Level 1 falling (LVWV = 00)	2.62	2.7	2.78	V
V _{LVDW2L}	С	warning threshold - low range	Level 2 falling (LVWV = 01)	2.72	2.8	2.88	V
V _{LVDW3L}	С		Level 3 falling (LVWV = 10)	2.82	2.9	2.98	V
V _{LVDW4L}	С		Level 4 falling (LVWV = 11)	2.92	3.0	3.08	V
V _{HYSDL}	С		-voltage detect eresis	_	40	—	mV
V _{HYSWL}	С		low-voltage hysteresis	_	80	—	mV
V _{BG}	Р	Buffered ban	dgap output 4	1.14	1.16	1.18	V

Table 3. LVD and POR	Specification
----------------------	---------------

1. Maximum is highest voltage that POR is guaranteed.

2. POR ramp time must be longer than 20us/V to get a stable startup.

3. Rising thresholds are falling threshold + hysteresis.

4. Voltage factory trimmed at V_{DD} = 5.0 V, Temp = 125 °C

nonswitching electrical specifications




Figure 5. Typical I_{OL} Vs. V_{OL} (standard drive strength) (V_{DD} = 5 V)




Figure 6. Typical I_{OL} Vs. V_{OL} (standard drive strength) (V_{DD} = 3 V)






Figure 7. Typical I_{OL} Vs. V_{OL} (high drive strength) (V_{DD} = 5 V)




Figure 8. Typical I_{OL} Vs. V_{OL} (high drive strength) (V_{DD} = 3 V)



5.1.2 Supply current characteristics

This section includes information about power supply current in various operating modes.

Num	С	Parameter	Symbol	Bus Freq	V _{DD} (V)	Typical ¹	Max	Unit	Temp
1	С	Run supply current FEI	RI _{DD}	20 MHz	5	7.60	—	mA	-40 to 125 °C
	С	mode, all modules on; run from flash		10 MHz		4.65	—		
				1 MHz		1.90	—		
	С			20 MHz	3	7.05	—		
	С			10 MHz		4.40	—		
				1 MHz		1.85	—		
2	С	Run supply current FEI	RI _{DD}	20 MHz	5	5.88	—	mA	-40 to 125 °C
	С	mode, all modules off & gated; run from flash		10 MHz		3.70	—		
		gated, full from haon		1 MHz		1.85	_		
	С			20 MHz	3	5.35	_		
	С			10 MHz		3.42	—	1	
				1 MHz		1.80	_		
3	Р	Run supply current FBE	RI _{DD}	20 MHz	5	10.9	14.0	mA	-40 to 125 °C
	С	mode, all modules on; run from RAM		10 MHz		6.10	—		
				1 MHz		1.69	_		
	С			20 MHz	3	8.18	_		
				10 MHz		5.14	—		
				1 MHz		1.44	_		
4	Р	Run supply current FBE	RI _{DD}	20 MHz	5	8.50	13.0	mA	-40 to 125 °C
	С	mode, all modules off & gated; run from RAM		10 MHz		5.07	—		
		gated, full non firm		1 MHz		1.59	_		
	С			20 MHz	3	6.11	_		
				10 MHz		4.10	—		
				1 MHz		1.34	_		
5	С	Wait mode current FEI	WI _{DD}	20 MHz	5	5.95	_	mA	-40 to 125 °C
		mode, all modules on		10 MHz		3.50	_		
				1 MHz		1.24	_		
	С			20 MHz	3	5.45	_		
				10 MHz		3.25	—		
				1 MHz		1.20	_		
6	С	Stop3 mode supply	S3I _{DD}	—	5	4.6	_	μA	-40 to 125 °C
	С	current no clocks active (except 1kHz LPO clock) ^{2, 3}			3	4.5	—		-40 to 125 °C
7	С	ADC adder to stop3			5	40		μA	-40 to 125 °C

Table 4. Supply current characteristics

Table continues on the next page ...



Num	С	Parameter	Symbol	Bus Freq	V _{DD} (V)	Typical ¹	Max	Unit	Temp
	С	ADLPC = 1			3	39	_		
		ADLSMP = 1							
		ADCO = 1							
		MODE = 10B							
		ADICLK = 11B							
8	С	TSI adder to stop3 ⁴	—	—	5	121	_	μA	-40 to 125 °C
	С	PS = 010B			3	120	—]	
		NSCN = 0x0F							
		EXTCHRG = 0							
		REFCHRG = 0							
		DVOLT = 01B							
9	С	LVD adder to stop3 ⁵	—	—	5	128	_	μA	-40 to 125 °C
	С				3	124		1	

Table 4. Supply current characteristics (continued)

1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.

2. RTC adder cause <1 μ A I_{DD} increase typically, RTC clock source is 1kHz LPO clock.

3. ACMP adder cause <10 µA I_{DD} increase typically.

4. The current varies with TSI configuration and capacity of touch electrode. Please refer to TSI electrical specifications.

5. LVD is periodically woken up from stop3 by 5% duty cycle. The period is equal to or less than 2 ms.

5.1.3 EMC performance

Electromagnetic compatibility (EMC) performance is highly dependent on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

5.2 Switching specifications

5.2.1 Control timing

Table 5. Control timing

Num	С	Rating	Symbol	Min	Typical ¹	Max	Unit
1	Р	Bus frequency (t _{cyc} = 1/f _{Bus})	f _{Bus}	DC	_	20	MHz
2	Р	Internal low power oscillator frequency	f _{LPO}	0.67	1.0	1.25	KHz

Table continues on the next page ...



ownching specifications

Num	С	Rating	I	Symbol	Min	Typical ¹	Мах	Unit
3	D	External reset pulse width ²		t _{extrst}	1.5 ×	_	_	ns
					t _{Self_reset}			
4	D	Reset low drive		t _{rstdrv}	$34 \times t_{cyc}$	_	_	ns
5	D	BKGD/MS setup time after debug force reset to enter u	t _{MSSU}	500	_	—	ns	
6	D	BKGD/MS hold time after is debug force reset to enter u	t _{MSH}	100	_	—	ns	
7	D	Keyboard interrupt pulse width	Asynchronous path ²	tı∟ıн	100	_	—	ns
	D		Synchronous path	t _{IHIL}	1.5 × t _{cyc}	_	—	ns
8	С	Port rise and fall time -	_	t _{Rise}	—	10.2	_	ns
	С	standard drive strength (load = 50 pF) ⁴		t _{Fall}	—	9.5		ns
	С	Port rise and fall time -	_	t _{Rise}	—	5.4	—	ns
	С	high drive strength (load = 50 pF) ⁴		t _{Fall}	_	4.6	_	ns

Table 5. Control timing (continued)

1. Typical values are based on characterization data at V_{DD} = 5.0 V, 25 °C unless otherwise stated.

- 2. This is the shortest pulse that is guaranteed to be recognized as a reset pin request.
- To enter BDM mode following a POR, BKGD/MS must be held low during the powerup and for a hold time of t_{MSH} after V_{DD} rises above V_{LVD}.
- 4. Timing is shown with respect to 20% V_{DD} and 80% V_{DD} levels. Temperature range -40 °C to 125 °C.




Figure 9. Reset timing




Figure 10. KBIPx timing

5.2.2 Debug trace timing specifications

Table 6. Debug trace operating behaviors

Symbol	Description	Min.	Max.	Unit
t _{cyc}	Clock period	Frequency dependent		MHz
t _{wl}	t _{wl} Low pulse width		—	ns

Table continues on the next page...






Figure 13. Timer external clock




Figure 14. Timer input capture pulse

5.3 Thermal specifications

5.3.1 Thermal characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take $P_{I/O}$ into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} will be very small.

Rating	Symbol	Value	Unit
Operating temperature range (packaged)	T _A	T_L to T_H -40 to 125	°C
Junction temperature range	TJ	-40 to 135	°C
	Thermal resistance	e single-layer board	
48-pin LQFP	θ _{JA}	82	°C/W
32-pin LQFP	θ _{JA}	88	°C/W
20-pin TSSOP	θ _{JA}	116	°C/W
16-pin TSSOP θ _{JA}		130	°C/W
	Thermal resistance	ce four-layer board	

Table 8. Thermal characteristics

Table continues on the next page...



Peripheral operating requirements and behaviors

Rating	Symbol	Value	Unit
48-pin LQFP	θ _{JA}	58	°C/W
32-pin LQFP	θ _{JA}	59	°C/W
20-pin TSSOP	θ _{JA}	76	°C/W
16-pin TSSOP	θ _{JA}	87	°C/W

 Table 8.
 Thermal characteristics (continued)

The average chip-junction temperature (T_J) in °C can be obtained from:

 $T_{J} = T_{A} + (P_{D} \times \theta_{JA})$

Where:

 T_A = Ambient temperature, °C

 θ_{JA} = Package thermal resistance, junction-to-ambient, °C/W

 $P_D = P_{int} + P_{I/O}$

 $P_{int} = I_{DD} \times V_{DD}$, Watts - chip internal power

 $P_{I/O}$ = Power dissipation on input and output pins - user determined

For most applications, $P_{I/O} \ll P_{int}$ and can be neglected. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

 $P_{\rm D} = K \div (T_{\rm J} + 273 \ ^{\circ}{\rm C})$

Solving the equations above for K gives:

 $\mathbf{K} = \mathbf{P}_{\mathrm{D}} \times (\mathbf{T}_{\mathrm{A}} + 273 \ ^{\circ}\mathrm{C}) + \mathbf{\theta}_{\mathrm{JA}} \times (\mathbf{P}_{\mathrm{D}})^{2}$

where K is a constant pertaining to the particular part. K can be determined by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving the above equations iteratively for any value of T_A .

6 Peripheral operating requirements and behaviors



Program and erase operations do not require any special power sources other than the normal V_{DD} supply. For more detailed information about program/erase operations, see the Memory section.

6.3 Analog

6.3.1 ADC characteristics

Characteri stic	Conditions	Symb	Min	Typ ¹	Max	Unit	Comment
Supply	Absolute	V _{DDA}	2.7		5.5	V	
voltage	Delta to V _{DD} (V _{DD} -V _{DDAD})	ΔV _{DDA}	-100	0	+100	mV	
Ground voltage	Delta to $V_{SS} (V_{SS} - V_{SSA})^2$	ΔV _{SSA}	-100	0	+100	mV	
Input voltage		V _{ADIN}	V _{REFL}	_	V _{REFH}	V	
Input capacitance		C _{ADIN}	_	4.5	5.5	pF	
Input resistance		R _{ADIN}		3	5	kΩ	_
Analog source	12-bit mode • f _{ADCK} > 4 MHz	R _{AS}		_	2	kΩ	External to MCU
resistance	• f _{ADCK} < 4 MHz	_			5	-	
	 10-bit mode f_{ADCK} > 4 MHz 		_	_	5		
	• $f_{ADCK} < 4 \text{ MHz}$		_	_	10		
	8-bit mode		—	—	10		
	(all valid f _{ADCK})						
ADC	High speed (ADLPC=0)	f _{ADCK}	0.4	_	8.0	MHz	_
conversion clock frequency	Low power (ADLPC=1)		0.4	—	4.0		

1. Typical values assume $V_{DDA} = 5.0 \text{ V}$, Temp = 25°C, $f_{ADCK}=1.0 \text{ MHz}$ unless otherwise stated. Typical values are for reference only and are not tested in production.

2. DC potential difference.



rempheral operating requirements and behaviors




Figure 16. ADC input impedance equivalency diagram

Table 12.	12-bit ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$)
-----------	--

Characteristic	Conditions	С	Symb	Min	Typ ¹	Max	Unit
Supply current		Т	I _{DDA}	-	133	_	μA
ADLPC = 1							
ADLSMP = 1							
ADCO = 1							
Supply current		Т	I _{DDA}	_	218	—	μA
ADLPC = 1							
ADLSMP = 0							
ADCO = 1							
Supply current		Т	I _{DDA}	_	327	—	μA
ADLPC = 0							
ADLSMP = 1							
ADCO = 1							
Supply current		Т	I _{DDAD}	_	582	990	μA
ADLPC = 0							
ADLSMP = 0							
ADCO = 1							
Supply current	Stop, reset, module off	Т	I _{DDA}	-	0.011	1	μΑ
ADC asynchronous clock source	High speed (ADLPC = 0)	Р	f _{ADACK}	2	3.3	5	MHz


Table continues on the next page...



Peripheral operating requirements and behaviors

Nu m.	Symbol	Description	Min.	Max.	Unit	Comment
	t _{FI}	Fall time input				
11	t _{RO}	Rise time output	—	25	ns	—
	t _{FO}	Fall time output				

Table 14. SPI master mode timing (continued)



1. If configured as an output.

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.





Figure 17. SPI master mode timing (CPHA=0)

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 18. SPI master mode timing (CPHA=1)





NOTE: Not defined



6.5 Human-machine interfaces (HMI)

6.5.1 TSI electrical specifications

Table 16. TSI electrical specifications

Symbol Description		Min.	Туре	Max	Unit
TSI_RUNF	Fixed power consumption in run mode	—	100	—	μA
TSI_RUNV	Variable power consumption in run mode (depends on oscillator's current selection)	1.0	—	128	μA
TSI_EN	Power consumption in enable mode	—	100		μA
TSI_DIS	Power consumption in disable mode	—	1.2		μA
TSI_TEN	TSI analog enable time	_	66		μs
TSI_CREF	TSI_CREF TSI reference capacitor		1.0		pF
TSI_DVOLT	TSI_DVOLT Voltage variation of VP & VM around nominal values		_	10	%

7 Dimensions

7.1 Obtaining package dimensions

Package dimensions are provided in package drawings.



	Pin	Number		Lowest Priority <> Highest					
48-LQFP	32-LQFP	20-TSSOP	16-TSSOP	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4	
19	—	_	_	PTD6		—	_	_	
20	—		—	PTD5	_		_	_	
21	13	11	_	PTC1		FTM2CH1	ADP9	TSI7	
22	14	12	_	PTC0		FTM2CH0	ADP8	TSI6	
23	15	13	9	PTB3	KBI0P7	MOSI0	ADP7	TSI5	
24	16	14	10	PTB2	KBI0P6	SPSCK0	ADP6	TSI4	
25	17	15	11	PTB1	KBI0P5	TXD0	ADP5	TSI3	
26	18	16	12	PTB0	KBI0P4	RXD0	ADP4	TSI2	
27	19	_	_	PTA7	_	FTM2FAULT2	ADP3	TSI1	
28	20	_	_	PTA6	_	FTM2FAULT1	ADP2	TSI0	
29	_		_	NC					
30	_	_	_		_	_	_	Vss	
31	_	_	_		_	_	_	V _{DD}	
32	_		_	PTD4		_			
33	21	_	_	PTD3	_	_	_	TSI15	
34	22	_	_	PTD2	_	_	_	TSI14	
35	23	17	13	PTA3 ²	KBI0P3	TXD0	SCL		
36	24	18	14	PTA2 ²	KBI0P2	RXD0	SDA		
37	25	19	15	PTA1	KBI0P1	FTM0CH1	ACMP1	ADP1	
38	26	20	16	PTA0	KBI0P0	FTM0CH0	ACMP0	ADP0	
39	27	_	_	PTC7	_	TxD1	_	TSI13	
40	28	_	_	PTC6	_	RxD1	_	TSI12	
41	_		_	NC					
42	_		_	PTE2	_	MISO0	_	_	
43	—	_	_	PTE1	_	MOSIO	_	_	
44	—		_	PTE0		SPSCK0	_		
45	29		_	PTC5		FTM0CH1	_	TSI11	
46	30		_	PTC4		FTM0CH0	_	TSI10	
47	31	1	1			—		RESET	
48	32	2	2	_		_	BKGD	MS	

Table 17. Pin availability by package pin-count (continued)

1. This is a high current drive pin when operated as output.

2. This is a true open-drain pin when operated as output.

Note

When an alternative function is first enabled, it is possible to get a spurious edge to the module. User software must clear any associated flags before interrupts are enabled. The table above illustrates the priority if multiple modules are enabled. The



8.2


highest priority module will have control over the pin. Selecting a higher priority pin function with a lower priority function already enabled can cause spurious edges to the lower priority module. Disable all modules that share a pin before enabling another module.

PTA0/KBI0P0/FTM0CH0/ACMP0/ADP0 PTA1/KBI0P1/FTM0CH1/ACMP1/ADP1 PTC4/FTM0CH0/TSI10 PTC5/FTM0CH1/TSI11 PTC6/RxD1/TS112 PTC7/TxD1/TSI13 PTE0/SPSCK0 PTE1/MOSI0¹ PTE2/MISO0 **BKGD/MS** RESET g 39 38 37 PTD1/FTM2CH3 PTA2/KBI0P2/RxD0/SDA2 36 PTD0/FTM2CH21 35 PTA3/KBI0P3/TxD0/SCL² 2 PTE4/TCLK2 З 34 PTD2/TSI14 PTE3/BUSOUT 4 33 PTD3/TSI15 V_{DD} 5 32 PTD4 31 V_{DDA} /V_{REFF} 6 V_{DD} V_{SSA} /V_{REFI} 30 VSS 29 NC Vss 8 PTB7/SCL/EXTAL PTA6/FTM2FAULT1/ADP2/TSI0 9 28 PTB6/SDA/XTAL 10 PTA7/FTM2FAULT2/ADP3/TSI1 27 V_{SS} 26 PTB0/KBI0P4/RxD0/ADP4/TSI2 NC PTB1/KBI0P5/TxD0/ADP5/TSI3 2 20 PTD6 PTD5 PTC2/FTM2CH2/ADP10/TSI8 PTC1/FTM2CH1/ADP9/TSI7 PTC0/FTM2CH0/ADP8/TSI6 PTD7 PTB3/KBI0P7/MOSI0/ADP7/TSI5 TB2/KBI0P6/SPSCK0/ADP6/TSI4 PTC3/FTM2CH3/ADP11/TSI9 g PTB4/FTM2CH4/MISO0 PTB5/FTM2CH5/SS0 1. High source/sink current pins 2. True open drain pins

Figure 21. S9S08RN16 48-pin LQFP package

Device pin assignment







9 Revision history

The following table provides a revision history for this document.

Table 18.	Revision	history
-----------	----------	---------

Rev. No.	Date	Substantial Changes
1	02/2014	Initial Release



How to Reach Us:

Home Page: freescale.com

Web Support: freescale.com/support Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Freescale reserves the right to make changes without further notice to any products herein.

Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale, the Freescale logo, CodeWarrior and Processor Expert are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Tower is a trademark of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2014 Freescale Semiconductor, Inc.

Document Number S9S08RN16DS Revision 1, 02/2014

