



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Obsolete |
|----------------------------|---|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 40MHz |
| Connectivity | I ² C, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, LVD, POR, PWM, WDT |
| Number of I/O | 21 |
| Program Memory Size | 12KB (6K x 16) |
| Program Memory Type | FLASH |
| EEPROM Size | 256 x 8 |
| RAM Size | 640 x 8 |
| Voltage - Supply (Vcc/Vdd) | 4.2V ~ 5.5V |
| Data Converters | A/D 5x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Through Hole |
| Package / Case | 28-DIP (0.300", 7.62mm) |
| Supplier Device Package | 28-SPDIP |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic18f2439-e-sp |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| Bin Nama | Pi | n Numl | ber | Pin Buffer | | Deparintian | | |
|--|----------------------------|----------------------|-----------------|------------|-----------|---|--|--|
| | DIP | QFN | TQFP | Туре | Туре | Description | | |
| | | | | | | PORTD is a bi-directional I/O port, or a Parallel Slave Port (PSP) for interfacing to a microprocessor port. These pins have TTL input buffers when PSP module is enabled. | | |
| RD0/PSP0 RD0 PSP0 | 19 | 38 | 38 | I/O | ST TTL | Digital I/O. Parallel Slave Port Data. | | |
| RD1/PSP1 RD1 PSP1 | 20 | 39 | 39 | I/O | ST TTL | Digital I/O. Parallel Slave Port Data. | | |
| RD2/PSP2 RD2 PSP2 | 21 | 40 | 40 | I/O | ST TTL | Digital I/O. Parallel Slave Port Data. | | |
| RD3/PSP3 RD3 PSP3 | 22 | 41 | 41 | I/O | ST TTL | Digital I/O. Parallel Slave Port Data. | | |
| RD4/PSP4 RD4 PSP4 | 27 | 2 | 2 | I/O | ST TTL | Digital I/O. Parallel Slave Port Data. | | |
| RD5/PSP5 RD5 PSP5 | 28 | 3 | 3 | I/O | ST TTL | Digital I/O. Parallel Slave Port Data. | | |
| RD6/PSP6 RD6 PSP6 | 29 | 4 | 4 | I/O | ST TTL | Digital I/O. Parallel Slave Port Data. | | |
| RD7/PSP7 RD7 PSP7 | 30 | 5 | 5 | I/O | ST TTL | Digital I/O. Parallel Slave Port Data. | | |
| Legend: TTL = TTL ST = Schr O = Outp | compat nitt Trig out | ible inp ger inpu | ut ut with C | MOS le | evels l | CMOS = CMOS compatible input or output = Input P = Power | | |

| TABLE 1-3: PIC18F4X39 PINOUT I/O DESCRIPTIONS (CONTINUE |
|---|
|---|

O = Output OD = Open Drain (no P diode to VDD)

 $\ensuremath{\textcircled{}^{\odot}}$ 2002-2013 Microchip Technology Inc.

| Register | Applicable Devices | | | ces | Power-on Reset, Brown-out Reset | MCLR Resets WDT Reset RESET Instruction Stack Resets | Wake-up via WDT or Interrupt |
|----------------------|--------------------|------|------|------|------------------------------------|---|---------------------------------|
| ADRESH | 2439 | 4439 | 2539 | 4539 | XXXX XXXX | սսսս սսսս | սսսս սսսս |
| ADRESL | 2439 | 4439 | 2539 | 4539 | XXXX XXXX | uuuu uuuu | սսսս սսսս |
| ADCON0 | 2439 | 4439 | 2539 | 4539 | 0000 00-0 | 0000 00-0 | uuuu uu-u |
| ADCON1 | 2439 | 4439 | 2539 | 4539 | 00 0000 | 00 0000 | uu uuuu |
| CCPR1H | 2439 | 4439 | 2539 | 4539 | XXXX XXXX | uuuu uuuu | սսսս սսսս |
| CCPR1L* | 2439 | 4439 | 2539 | 4539 | XXXX XXXX | uuuu uuuu | uuuu uuuu |
| CCP1CON [*] | 2439 | 4439 | 2539 | 4539 | 00 0000 | 00 0000 | uu uuuu |
| CCPR2H | 2439 | 4439 | 2539 | 4539 | XXXX XXXX | uuuu uuuu | uuuu uuuu |
| CCPR2L* | 2439 | 4439 | 2539 | 4539 | XXXX XXXX | սսսս սսսս | սսսս սսսս |
| CCP2CON* | 2439 | 4439 | 2539 | 4539 | 00 0000 | 00 0000 | uu uuuu |
| TMR3H | 2439 | 4439 | 2539 | 4539 | XXXX XXXX | uuuu uuuu | uuuu uuuu |
| TMR3L | 2439 | 4439 | 2539 | 4539 | XXXX XXXX | uuuu uuuu | սսսս սսսս |
| T3CON | 2439 | 4439 | 2539 | 4539 | 0000 0000 | սսսս սսսս | սսսս սսսս |
| SPBRG | 2439 | 4439 | 2539 | 4539 | 0000 0000 | 0000 0000 | uuuu uuuu |
| RCREG | 2439 | 4439 | 2539 | 4539 | 0000 0000 | 0000 0000 | uuuu uuuu |
| TXREG | 2439 | 4439 | 2539 | 4539 | 0000 0000 | 0000 0000 | սսսս սսսս |
| TXSTA | 2439 | 4439 | 2539 | 4539 | 0000 -010 | 0000 -010 | uuuu -uuu |
| RCSTA | 2439 | 4439 | 2539 | 4539 | x000 0000x | 0000 000x | uuuu uuuu |
| EEADR | 2439 | 4439 | 2539 | 4539 | 0000 0000 | 0000 0000 | uuuu uuuu |
| EEDATA | 2439 | 4439 | 2539 | 4539 | 0000 0000 | 0000 0000 | uuuu uuuu |
| EECON1 | 2439 | 4439 | 2539 | 4539 | xx-0 x000 | uu-0 u000 | uu-0 u000 |
| EECON2 | 2439 | 4439 | 2539 | 4539 | | | |

| TABLE 3-3 | INITIALIZATION CONDITIONS FOR ALL REGISTERS (| |
|-----------|---|--|
| | | |

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

* These registers are retained to maintain compatibility with PIC18FXX2 devices; however, one or more bits are reserved. Users should not modify the value of these bits. See Section 4.9.2 for details.

Note 1: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

4: See Table 3-2 for RESET value for specific condition.

5: Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO Oscillator modes only. In all other Oscillator modes, they are disabled and read '0'.

6: Bit 6 of PORTA, LATA and TRISA are not available on all devices. When unimplemented, they are read '0'.

FIGURE 5-2: TABLE WRITE OPERATION



5.2 Control Registers

Several control registers are used in conjunction with the TBLRD and TBLWT instructions. These include the:

- EECON1 register
- EECON2 register
- TABLAT register
- TBLPTR registers

5.2.1 EECON1 AND EECON2 REGISTERS

EECON1 is the control register for memory accesses.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the memory write and erase sequences.

Control bit EEPGD determines if the access will be a program or data EEPROM memory access. When clear, any subsequent operations will operate on the data EEPROM memory. When set, any subsequent operations will operate on the program memory.

Control bit CFGS determines if the access will be to the configuration registers or to program memory/data EEPROM memory. When set, subsequent operations will operate on configuration registers, regardless of EEPGD (see Section 20.0, "Special Features of the CPU"). When clear, memory selection access is determined by EEPGD.

The FREE bit, when set, will allow a program memory erase operation. When the FREE bit is set, the erase operation is initiated on the next WR command. When FREE is clear, only writes are enabled.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a MCLR Reset, or a WDT Time-out Reset, during normal operation. In these situations, the user can check the WRERR bit and rewrite the location. It is necessary to reload the data and address registers (EEDATA and EEADR), due to RESET values of zero.

Control bit WR initiates write operations. This bit cannot be cleared, only set, in software. It is cleared in hardware at the completion of the write operation. The inability to clear the WR bit in software prevents the accidental or premature termination of a write operation.

Note: Interrupt flag bit, EEIF in the PIR2 register, is set when the write is complete. It must be cleared in software.

EXAMPLE 5-3: WRITING TO FLASH PROGRAM MEMORY

| | MOVLW | D'64 | ; | number of bytes in erase block |
|---------------|------------------|---------------------|---|--|
| | MOVWF | COUNTER | | |
| | MOVLW | BUFFER_ADDR_HIGH | ; | point to buffer |
| | MOVWF | FSROH | | |
| | MOVLW | BUFFER_ADDR_LOW | | |
| | MOVWF | FSROL | | |
| | MOVLW | CODE_ADDR_UPPER | ; | Load TBLPTR with the base |
| | MOVWE | TBLPTRU | ; | address of the memory block |
| | MOVINE | TEL DTEL | | |
| | MOVLW | CODE ADDR LOW | | |
| | MOVWF | TBLPTRL | | |
| READ_BLOCK | | | | |
| | TBLRD*+ | - | ; | read into TABLAT, and inc |
| | MOVF | TABLAT, W | ; | get data |
| | MOVWF | POSTINC0 | ; | store data |
| | DECFSZ | COUNTER | ; | done? |
| | BRA | READ_BLOCK | ; | repeat |
| MODIFY_WORI |) | | | |
| | MOVLW | DATA_ADDR_HIGH | ; | point to buffer |
| | MOVWF | FSRUH | | |
| | MOVINE | DATA_ADDR_LOW | | |
| | MOVTW | NEW DATA LOW | | undate huffer word |
| | MOVWE | POSTINCO | , | update buller word |
| | MOVLW | NEW DATA HIGH | | |
| | MOVWF | INDF0 | | |
| ERASE BLOCI | ĸ | | | |
| _ | MOVLW | CODE ADDR UPPER | ; | load TBLPTR with the base |
| | MOVWF | TBLPTRU | ; | address of the memory block |
| | MOVLW | CODE_ADDR_HIGH | | |
| | MOVWF | TBLPTRH | | |
| | MOVLW | CODE_ADDR_LOW | | |
| | MOVWF | TBLPTRL | | |
| | BSF | EECON1, EEPGD | ; | point to FLASH program memory |
| | BCF | EECON1,CFGS | ; | access FLASH program memory |
| | BSF | EECON1, WREN | ; | enable write to memory |
| | BSF | EECONI, FREE | ; | enable Row Erase operation |
| | MOVIW | INICON, GIE | ; | disable interrupts |
| | MOVWE | FECON2 | | write 55h |
| | MOVIW | AAh | , | WIICE 5511 |
| | MOVWF | EECON2 | ; | write AAh |
| | BSF | EECON1,WR | ; | start erase (CPU stall) |
| | BSF | INTCON, GIE | ; | re-enable interrupts |
| | TBLRD*- | - | ; | dummy read decrement |
| WRITE_BUFF | ER_BACK | | | |
| | MOVLW | 8 | ; | number of write buffer groups of 8 bytes |
| | MOVWF | COUNTER_HI | | |
| | MOVLW | BUFFER_ADDR_HIGH | ; | point to buffer |
| | MOVWF | FSROH | | |
| | MOVLW | BUFFER_ADDR_LOW | | |
| | MOVWF | FSROL | | |
| PROGRAM_LOO | JP NOTITI | 0 | | number of botton in bolding survices |
| | MOVTA | Ö COLINITED | ; | number of bytes in noiding register |
| אסדייד אומיים | MOVWF TO UDEC | COUNTER | | |
| WKIIE_WORD | _10_RKEG | POSTINCO W | | get low byte of buffer data |
| | MOVWE | TABLAT | ; | present data to table latch |
| | TBLWT+* | * | | write data, perform a short write |
| | | | : | to internal TBLWT holding register. |
| | DECFSZ | COUNTER | ; | loop until buffers are full |
| | BRA | WRITE_WORD_TO_HREGS | , | - |
| | | | | |

6.3 Reading the Data EEPROM Memory

To read a data memory location, the user must write the address to the EEADR register, clear the EEPGD control bit (EECON1<7>), clear the CFGS control bit

EXAMPLE 6-1: DATA EEPROM READ

| MOVLW | DATA_EE_ADDR | ; |
|-------|---------------|--|
| MOVWF | EEADR | ; Data Memory Address to read |
| BCF | EECON1, EEPGD | ; Point to DATA memory |
| BCF | EECON1, CFGS | ; Access program FLASH or Data EEPROM memory |
| BSF | EECON1, RD | ; EEPROM Read |
| MOVF | EEDATA, W | ; W = EEDATA |
| | | |

6.4 Writing to the Data EEPROM Memory

To write an EEPROM data location, the address must first be written to the EEADR register and the data written to the EEDATA register. Then, the sequence in Example 6-2 must be followed to initiate the write cycle.

The write will not initiate if the above sequence is not exactly followed (write 55h to EECON2, write AAh to EECON2, then set WR bit) for each byte. It is strongly recommended that interrupts be disabled during this code segment.

Additionally, the WREN bit in EECON1 must be set to enable writes. This mechanism prevents accidental writes to data EEPROM due to unexpected code exe-

| cution (i.e., runaway programs). The WREN bit should |
|---|
| be kept clear at all times, except when updating the EEPROM The WREN bit is not cleared by hardware |
| |

(EECON1<6>), and then set control bit RD

(EECON1<0>). The data is available for the very next

instruction cycle; therefore, the EEDATA register can

be read by the next instruction. EEDATA will hold this

value until another read operation, or until it is written to

by the user (during a write operation).

After a write sequence has been initiated, EECON1, EEADR and EDATA cannot be modified. The WR bit will be inhibited from being set unless the WREN bit is set. The WREN bit must be set on a previous instruction. Both WR and WREN cannot be set with the same instruction.

At the completion of the write cycle, the WR bit is cleared in hardware and the EEPROM Write Complete Interrupt Flag bit (EEIF) is set. The user may either enable this interrupt, or poll this bit. EEIF must be cleared by software.

| BCF BCF BSF | F EECON1, CF F EECON1, WF | GD ; Point to DATA memory GS ; Access program FLASH or Data EEPROM memory EN ; Enable writes |
|-------------------|------------------------------|--|
| BCF | F INTCON, GI | E ; Disable interrupts |
| Required MOV | 7LW 55h | ; |
| Sequence MOV | 7WF EECON2 | ; Write 55h |
| MOV | 7LW AAh | ; |
| MOV | WF EECON2 | ; Write AAh |
| BSF | F EECON1, WF | ; Set WR bit to begin write |
| BSF | F INTCON, GI | E ; Enable interrupts |
| • • • | E EECONI ME | ; user code execution |

EXAMPLE 6-2: DATA EEPROM WRITE



TABLE 9-11: REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on All Other RESETS |
|---|--------------|---------------|---------|---------|-------|-----------|---------------|-----------|----------------------|---------------------------------|
| PORTD Port Data Latch when written; Port pins when read | | | | | | | | xxxx xxxx | uuuu uuuu | |
| LATD | LATD Data | a Output b | its | | | | | | xxxx xxxx | uuuu uuuu |
| TRISD | PORTD D | ata Directi | on bits | | | | | | 1111 1111 | 1111 1111 |
| PORTE | _ | _ | — | _ | | RE2 | RE1 | RE0 | 000 | 000 |
| LATE | _ | — | — | — | — | LATE Data | a Output bits | 3 | xxx | uuu |
| TRISE | IBF | OBF | IBOV | PSPMODE | — | PORTE D | ata Directio | n bits | 0000 -111 | 0000 -111 |
| INTCON | GIE/ GIEH | PEIE/ GIEL | TMR0IF | INTOIE | RBIE | TMR0IF | INT0IF | RBIF | 0000 000x | 0000 000u |
| PIR1 | PSPIF | ADIF | RCIF | TXIF | SSPIF | _ | TMR2IF | TMR1IF | 0000 0000 | 0000 0000 |
| PIE1 | PSPIE | ADIE | RCIE | TXIE | SSPIE | _ | TMR2IE | TMR1IE | 0000 0000 | 0000 0000 |
| IPR1 | PSPIP | ADIP | RCIP | TXIP | SSPIP | — | TMR2IP | TMR1IP | 0000 0000 | 0000 0000 |
| ADCON1 | ADFM | ADCS2 | _ | _ | PCFG3 | PCFG2 | PCFG1 | PCFG0 | 00 0000 | 00 0000 |

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Parallel Slave Port.

10.0 TIMER0 MODULE

The Timer0 module has the following features:

- Software selectable as an 8-bit or 16-bit timer/counter
- Readable and writable
- Dedicated 8-bit software programmable prescaler
- · Clock source selectable to be external or internal
- Interrupt-on-overflow from FFh to 00h in 8-bit mode and FFFFh to 0000h in 16-bit mode
- Edge select for external clock

Figure 10-1 shows a simplified block diagram of the Timer0 module in 8-bit mode and Figure 10-2 shows a simplified block diagram of the Timer0 module in 16-bit mode.

The T0CON register (Register 10-1) is a readable and writable register that controls all the aspects of Timer0, including the prescale selection.

REGISTER 10-1: TOCON: TIMER0 CONTROL REGISTER

| | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | | | |
|---------|--|--------------------------------|------------------------------|------------------------------|------------------|-----------------------------|----------------------------|-------|--|--|--|
| | TMR0ON | T08BIT | TOCS | T0SE | PSA | T0PS2 | T0PS1 | T0PS0 | | | |
| | bit 7 | | | | | | | bit 0 | | | |
| bit 7 | TMR0ON: | Timer0 On/C | Off Control k | oit | | | | | | | |
| | 1 = Enable 0 = Stops T | s Timer0 Fimer0 | | | | | | | | | |
| bit 6 | T08BIT: Timer0 8-bit/16-bit Control bit | | | | | | | | | | |
| | 1 = Timer0 is configured as an 8-bit timer/counter 0 = Timer0 is configured as a 16-bit timer/counter | | | | | | | | | | |
| bit 5 | TOCS: Time | er0 Clock Sc | ource Selec | t bit | | | | | | | |
| | 1 = Transiti 0 = Interna | ion on T0CK I instruction | (I pin cycle clock | (CLKO) | | | | | | | |
| bit 4 | TOSE: Time | er0 Source E | Edge Select | t bit | | | | | | | |
| | 1 = Increme 0 = Increme | ent on high-f ent on low-to | to-low trans o-high trans | ition on TOC ition on TOC | KI pin KI pin | | | | | | |
| bit 3 | PSA: Time | r0 Prescaler | ⁻ Assignmer | nt bit | | | | | | | |
| | 1 = TImer0 0 = Timer0 | prescaler is prescaler is | NOT assig assigned. | ned. Timer0 Timer0 clock | clock input | bypasses pi s from prese | rescaler. caler output. | | | | |
| bit 2-0 | T0PS2:T0F | °S0: Timer0 | Prescaler S | Select bits | | | | | | | |
| | 111 = 1:25 | 6 prescale v | alue | | | | | | | | |
| | 110 = 1:12 | 8 prescale v | alue | | | | | | | | |
| | 101 = 1.64 | prescale va | lue | | | | | | | | |
| | 100 = 1.32 011 = 1:16 | prescale va | alue | | | | | | | | |
| | 010 = 1:8 | prescale va | lue | | | | | | | | |
| | 001 = 1:4 | prescale va | lue | | | | | | | | |
| | 000 = 1:2 | prescale va | lue | | | | | | | | |
| | Legend: | | | | | | | | | | |
| | R = Readal | ble bit | W = W | ritable bit | U = Unim | plemented | bit, read as | '0' | | | |
| | - n = Value at POR (1' = Bit is set (0' = Bit is cleared x = Bit is unknown | | | | | | | | | | |

void ProMPT_SetAccelRate(unsigned char rate)

Resources used: 0 stack level

rate range: 0 to 255

Description: Sets the acceleration to the value of rate in Hz/second. The default setting is 10 Hz/s.

void ProMPT_SetBoostEndModulation(unsigned char modulation)

Resources used: Hardware Multiplier; 0 stack levels

modulation range: 0 to 200

Description: Sets the End Modulation (in %) for the Boost logic. Boost mode operates at Boost Frequency, and the modulation ramps from BoostStartModulation to BoostEndModulation. This function should not be called while Boost is enabled.

unsigned char ProMPT_SetBoostFrequency(unsigned char frequency)

Resources used: 0 stack levels

frequency range: 0 to 127

Description: Sets the frequency the drive goes to in Boost mode. Frequency must be < 128. On exit, w = 0 if the command is successful, or w = FFh if the frequency is out of range. This function should not be called while Boost is enabled.

void ProMPT_SetBoostStartModulation(unsigned char modulation)

Resources used: Hardware Multiplier; 0 stack levels

modulation range: 0 to BoostEndModulation

Description: Sets the Start Modulation (in %) for the Boost logic. Boost mode operates at Boost Frequency, and the modulation ramps from BoostStartModulation to BoostEndModulation. This function should not be called while Boost is enabled.

void ProMPT_SetBoostTime(unsigned char time)

Resources used: Hardware Multiplier; 0 stack levels

time range: 0 to 255

Description: Sets the amount of time in seconds for the Boost mode. Boost mode operates at Boost Frequency, and the modulation ramps from BoostStartModulation to BoostEndModulation over BoostTime. This function should not be called while Boost is enabled.

void ProMPT_SetDecelRate(unsigned char rate)

Resources used: 0 stack levels

rate range: 0 to 255

Description: Sets the deceleration to the value of rate in Hz per second. The default setting is 5 Hz/s.

unsigned char ProMPT_SetFrequency(unsigned char frequency)

Resources used: 2 stack levels

frequency range: 0 to 127

Description: Sets the output frequency of the drive if the drive is running. Frequency is limited to 0 to 127, but should be controlled within the valid operational range of the motor. Modulation is determined from the V/F curve, which is set up with the ProMPT_SetVFCurve method. If frequency = 0, the drive will stop. If the drive is stopped and frequency > 0, the drive will start.

© 2002-2013 Microchip Technology Inc.

16.4 I²C Mode

The MSSP module in I^2C mode fully implements all master and slave functions (including general call support) and provides interrupts on START and STOP bits in hardware to determine a free bus (multi-master function). The MSSP module implements the Standard mode specifications, as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer:

- Serial clock (SCL) RC3/SCK/SCL
- Serial data (SDA) RC4/SDI/SDA

The user must configure these pins as inputs or outputs through the TRISC<4:3> bits.

FIGURE 16-7: MSSP BLOCK DIAGRAM (I²C MODE)



16.4.1 REGISTERS

The MSSP module has six registers for $\mathsf{I}^2\mathsf{C}$ operation. These are:

- MSSP Control Register1 (SSPCON1)
- MSSP Control Register2 (SSPCON2)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible
- MSSP Address Register (SSPADD)

SSPCON, SSPCON2 and SSPSTAT are the control and status registers in I^2C mode operation. The SSPCON and SSPCON2 registers are readable and writable. The lower 6 bits of the SSPSTAT are read only. The upper two bits of the SSPSTAT are read/write.

SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to or read from.

SSPADD register holds the slave device address when the SSP is configured in I^2C Slave mode. When the SSP is configured in Master mode, the lower seven bits of SSPADD act as the baud rate generator reload value.

In receive operations, SSPSR and SSPBUF together, create a double-buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not doublebuffered. A write to SSPBUF will write to both SSPBUF and SSPSR.



16.4.5 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the I^2C bus is such that, the first byte after the START condition usually determines which device will be the slave addressed by the master. The exception is the general call address, which can address all devices. When this address is used, all devices should, in theory, respond with an Acknowledge.

The general call address is one of eight addresses reserved for specific purposes by the I^2C protocol. It consists of all '0's with R/W = 0.

The general call address is recognized when the General Call Enable bit (GCEN) is enabled (SSPCON2<7> set). Following a START bit detect, 8-bits are shifted into the SSPSR and the address is compared against the SSPADD. It is also compared to the general call address and fixed in hardware.

If the general call address matches, the SSPSR is transferred to the SSPBUF, the BF flag bit is set (eighth bit), and on the falling edge of the ninth bit (ACK bit), the SSPIF interrupt flag bit is set.

When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the SSPBUF. The value can be used to determine if the address was device specific or a general call address.

In 10-bit mode, the SSPADD is required to be updated for the second half of the address to match, and the UA bit is set (SSPSTAT<1>). If the general call address is sampled when the GCEN bit is set, while the slave is configured in 10-bit Address mode, then the second half of the address is not necessary, the UA bit will not be set, and the slave will begin receiving data after the Acknowledge (Figure 16-15).





19.2 Operation

Depending on the power source for the device voltage, the voltage normally decreases relatively slowly. This means that the LVD module does not need to be constantly operating. To decrease the current requirements, the LVD circuitry only needs to be enabled for short periods, where the voltage is checked. After doing the check, the LVD module may be disabled.

Each time that the LVD module is enabled, the circuitry requires some time to stabilize. After the circuitry has stabilized, all status flags may be cleared. The module will then indicate the proper state of the system.

The following steps are needed to set up the LVD module:

- Write the value to the LVDL3:LVDL0 bits (LVDCON register), which selects the desired LVD Trip Point.
- 2. Ensure that LVD interrupts are disabled (the LVDIE bit is cleared or the GIE bit is cleared).
- 3. Enable the LVD module (set the LVDEN bit in the LVDCON register).
- 4. Wait for the LVD module to stabilize (the IRVST bit to become set).
- 5. Clear the LVD interrupt flag, which may have falsely become set until the LVD module has stabilized (clear the LVDIF bit).
- 6. Enable the LVD interrupt (set the LVDIE and the GIE bits).

Figure 19-4 shows typical waveforms that the LVD module may be used to detect.



FIGURE 19-4: LOW VOLTAGE DETECT WAVEFORMS

TABLE 21-1: OPCODE FIELD DESCRIPTIONS

| Field | Description |
|---|---|
| a | RAM access bit |
| | a = 0: RAM location in Access RAM (BSR register is ignored) |
| hhh | a = 1. RAM bank is specified by BSR register |
| | Bank Select Register Lised to select the current PAM bank |
| d | |
| a | d = 0: store result in WREG, |
| | d = 1: store result in file register f. |
| dest | Destination, either the WREG register or the specified register file location. |
| f | 8-bit Register file address (0x00 to 0xFF). |
| fs | 12-bit Register file address (0x000 to 0xFFF). This is the source address. |
| fd | 12-bit Register file address (0x000 to 0xFFF). This is the destination address. |
| k | Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value). |
| label | Label name. |
| mm | The mode of the TBLPTR register for the Table Read and Table Write instructions. Only used with Table Read and Table Write instructions: |
| * | No Change to register (such as TBLPTR with Table Reads and Writes). |
| *+ | Post-Increment register (such as TBLPTR with Table Reads and Writes). |
| * - | Post-Decrement register (such as TBLPTR with Table Reads and Writes). |
| +* | Pre-Increment register (such as TBLPTR with Table Reads and Writes). |
| n | The relative address (2's complement number) for relative branch instructions, or the direct address for Call/Branch and Return instructions. |
| PRODH | Product of Multiply high byte. |
| PRODL | Product of Multiply low byte. |
| s | Fast Call/Return mode select bit |
| | s = 0: do not update into/from shadow registers |
| 11 | |
| WDEC | Working register (accumulator) |
| with the second | Don't care (0 or 1) |
| ~ | The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all Microchip software tools. |
| TBLPTR | 21-bit Table Pointer (points to a Program Memory location). |
| TABLAT | 8-bit Table Latch. |
| TOS | Top-of-Stack. |
| PC | Program Counter. |
| PCL | Program Counter Low Byte. |
| PCH | Program Counter High Byte. |
| PCLATH | Program Counter High Byte Latch. |
| PCLATU | Program Counter Upper Byte Latch. |
| GIE | Global Interrupt Enable bit. |
| WDT | Watchdog Timer. |
| TO | Time-out bit. |
| PD | Power-down bit. |
| C, DC, Z, OV, N | ALU status bits Carry, Digit Carry, Zero, Overflow, Negative. |
| [] | Optional. |
| () | Contents. |
| \rightarrow | Assigned to. |
| < > | Register bit field. |
| ∈ | In the set of. |
| italics | User defined term (font is courier). |

21.1 Instruction Set

| ADD | DLW | ADD liter | al to W | | | | |
|--------------------|-----------------|--|---|-----|----------|----|--|
| Synt | ax: | [label] A | [<i>label</i>] ADDLW k | | | | |
| Ope | rands: | $0 \le k \le 25$ | 5 | | | | |
| Ope | ration: | (W) + k → | • W | | | | |
| Statu | us Affected: | N, OV, C, | DC, Z | | | | |
| Enco | oding: | 0000 | 1111 | kkk | k kk | kk | |
| Description: | | The conte 8-bit litera placed in | The contents of W are added to the 8-bit literal 'k' and the result is placed in W. | | | | |
| Wor | ds: | 1 | | | | | |
| Cycl | es: | 1 | | | | | |
| QC | cycle Activity: | | | | | | |
| | Q1 | Q2 | Q3 | | Q4 | | |
| | Decode | Read literal 'k' | Proces Data | SS | Write to | W | |
| Example: | | ADDLW (| 0x15 | | | | |
| Before Instruction | | | | | | | |
| W = 0 | | 0x10 | | | | | |
| | After Instruct | tion | | | | | |
| | W = | 0x25 | | | | | |

| ADDWF | ADD W to | ADD W to f | | | | | |
|-------------------|--|---|------------|---------------------|--|--|--|
| Syntax: | [label] Al | [<i>label</i>] ADDWF f [,d [,a] | | | | | |
| Operands: | $0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$ | $0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$ | | | | | |
| Operation: | (W) + (f) - | → dest | | | | | |
| Status Affected: | N, OV, C, | DC, Z | | | | | |
| Encoding: | 0010 | 01da | ffff | ffff | | | |
| Description. | result is si result is si (default). Bank will I BSR is us | result is stored in W. If 'd' is 1, the result is stored back in register 'f' (default). If 'a' is 0, the Access Bank will be selected. If 'a' is 1, the BSR is used. | | | | | |
| Words: | 1 | | | | | | |
| Cycles: | 1 | | | | | | |
| Q Cycle Activity: | | | | | | | |
| Q1 | Q2 | Q | 3 | Q4 | | | |
| Decode | Read register 'f' | Proce Data | ess a d | Write to estination | | | |
| Example: | ADDWF | REG, | 0, 0 | | | | |
| Before Instru | iction | | | | | | |
| W REG | = 0x17 = 0xC2 | | | | | | |
| After Instruct | tion | | | | | | |
| W | = 0xD9 | | | | | | |

0xC2

=

REG

| BTG | Bit Toggle f | | BOV | , | Branch if | Branch if Overflow | | | | |
|-------------------|---|--------------------|-----------------------|-------|-----------------------|--|--|---|--|--|
| Syntax: | [<i>label</i>] B | STG f,b[,a] | | Synt | ax: | [<i>label</i>] B | [<i>label</i>] BOV n | | | |
| Operands: | 0 ≤ f ≤ 25 | 5 | | Ope | rands: | -128 ≤ n ≤ | 127 | | | |
| | $\begin{array}{l} 0 \leq b \leq 7 \\ a \in [0,1] \end{array}$ | | | Ope | ration: | if overflow (PC) + 2 + | if overflow bit is '1' (PC) + 2 + 2n \rightarrow PC | | | |
| Operation: | $(\overline{f} < b >) \rightarrow 1$ | f | | Statu | Status Affected: None | | | | | |
| Status Affected: | None | | | Enco | odina: | 1110 | 0100 nn: | nn nnnn | | |
| Encoding: | 0111 | bbba f | fff ffff | Desi | cription. | If the Ove | rflow hit is '1 | ' then the | | |
| Description: | cription: Bit 'b' in data memory location 'f' is inverted. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default). | | | 2 | | program w The 2's co added to t have incre instruction PC+2+2n. | vill branch. omplement no he PC. Since emented to fe the new ad This instruct | umber '2n' is e the PC will etch the next dress will be ction is then | | |
| Words: | 1 | | | | | a two-cycl | e instruction | | | |
| Cycles: | 1 | | | Wor | ds: | 1 | | | | |
| Q Cycle Activity: | | | | Cycl | Cycles: 1(2) | | | | | |
| Q1 | Q2 | Q3 | Q4 | QC | Sycle Activity | /: | | | | |
| Decode | Read register 'f' | Process Data | Write register 'f' | If Ju | ump: Q1 | Q2 | Q3 | Q4 | | |
| Example: | BTG I | PORTC, 4, | 0 | | Decode | Read literal 'n' | Process Data | Write to PC | | |
| Before Instru | | 0101 [0v75] | | | No operation | No operation | No operation | No operation | | |
| After Instruct | tion: | JIJI [0x/3] | | lf N | o Jump: | | | | | |
| PORTC | = 0110 (| 0101 [0x65] | | | Q1 | Q2 | Q3 | Q4 | | |
| | | | | | Decode | Read literal 'n' | Process Data | No operation | | |
| | | | | | | | | | | |

| Example: | HERE | BOV | Jump |
|---|------------------------|--------------------------------|--------------------|
| Before Instruc PC | tion = | address | (HERE) |
| After Instruction If Overflow PC If Overflow PC | on = = = = | 1; address 0; address | (Jump) (HERE+2) |

| CPF | SGT | Compare | Compare f with W, skip if f > W | | | | | | |
|------------------|----------------------|---|--|-----------|--|--|--|--|--|
| Synt | ax: | [label] C | CPFSGT f[| ,a] | | | | | |
| Ope | rands: | 0 ≤ f ≤ 255 a ∈ [0,1] | 5 | | | | | | |
| Ope | ration: | (f) – (W), skip if (f) > (unsigned | • (W) comparison) |) | | | | | |
| Statu | us Affected: | None | | | | | | | |
| Enco | oding: | 0110 | 010a ffi | ff ffff | | | | | |
| Deso | cription: | Compares memory lo of the W b unsigned s If the conter fetched ins a NOP is e this a two- 0, the Acc selected, o If 'a' = 1, tt selected a | Compares the contents of data memory location 'f' to the contents of the W by performing an unsigned subtraction. If the contents of 'f' are greater than the contents of WREG, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value | | | | | | |
| Wor | de | (ueraun). 1 | 1 | | | | | | |
| Cycles: | | 1(2) Note: 3 o | 1(2) Note: 3 cycles if skip and followed by a 2-word instruction. | | | | | | |
| QC | vcle Activity: | ~) | | | | | | | |
| | Q1 | Q2 | Q3 | Q4 | | | | | |
| | Decode | Read | Process | No | | | | | |
| lf cl | (in: | | | operation | | | | | |
| 11 51 | Q1 | Q2 | Q3 | Q4 | | | | | |
| | No | No | No | No | | | | | |
| | operation | operation | operation | operation | | | | | |
| lf sk | kip and follow | ed by 2-wor | d instruction: | | | | | | |
| | Q1 | Q2 | Q3 | Q4 | | | | | |
| | No | No | No | No | | | | | |
| | No | No | No | No | | | | | |
| | operation | operation | operation | operation | | | | | |
| <u>Example</u> : | | HERE NGREATER GREATER | HERE CPFSGT REG, 0 NGREATER : GREATER : | | | | | | |
| | Before Instru | iction | | | | | | | |
| PC | | = Ad | dress (HERE |) | | | | | |
| | vv After Instruct | = ? | | | | | | | |
| | If REG | > W: | | | | | | | |
| | PC | = Ad | = Address (GREATER) | | | | | | |
| If REG PC | | ≤ W; = Ad | ≤ W; = Address (NGREATER) | | | | | | |

| CPF | SLT | Compare | Compare f with W, skip if f < W | | | | | |
|---|------------------------------|---|---|---------------|-------------------------|--|--|--|
| Synt | ax: | [label] | CPFSLT | f [,a |] | | | |
| Ope | rands: | 0 ≤ f ≤ 25 a ∈ [0,1] | | | | | | |
| Ope | ration: | (f) – (W), skip if (f) (unsigned | < (W) I comparis | son) | | | | |
| Statu | us Affected: | None | | | | | | |
| Enco | oding: | 0110 | 000a | ffff | ffff | | | |
| Desc | cription: | Compares memory le of W by p subtraction If the content instruction is executed two-cycle Access B is 1, the B (default). | Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction. If the contents of 'f' are less than the contents of W, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is 0, the Access Bank will be selected. If 'a' is 1, the BSR will not be overridden (default) | | | | | |
| Wor | ds: | 1 | | | | | | |
| Cycles: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction. | | | | | nd followed ruction. | | | |
| QC | Sycle Activity: | 02 | 03 | | 04 | | | |
| | Decode | Read | Process | s | No | | | |
| | | register 'f' | Data | | operation | | | |
| lf sk | kip: | | | | | | | |
| | Q1 | Q2 | Q3 | | Q4 | | | |
| | No | No | No | n | No | | | |
| lf el | | | d instruction: | | operation | | | |
| 11 51 | 01 | Q2-W01 | Q3 | 1011. | Q4 | | | |
| | No | No | No | | No | | | |
| | operation | operation | operatio | n | operation | | | |
| | No | No operation | No | n | No operation | | | |
| <u>Exar</u> | nple: | HERE NLESS LESS | CPFSLT R : | EG, | 1 | | | |
| | Before Instru | iction | | | | | | |
| | PC W | = Ac | ddress (HI | ERE) | | | | |
| | After Instruct | tion - : | | | | | | |
| | If REG PC If REG PC | < W = Aα ≥ W = Aα | ; ddress (L) ; ddress (N) | ESS) LESS) | 1 | | | |

© 2002-2013 Microchip Technology Inc.

| DAV | v | Decimal | Adjust W Re | gister | D | ECF | Decremer | nt f | |
|------------|--------------------------|------------------------|--|------------------|----|--------------------|--------------------------------|-----------------|------------------|
| Syn | tax: | [label] | [label] DAW | | | yntax: | [<i>label</i>] DECF f[,d[,a] | | |
| Ope | rands: | None | None | | O | perands: | $0 \le f \le 255$ | 5 | |
| Ope | ration: | lf [W<3:0: (W<3:0>) | > >9] or [DC = + 6 \rightarrow W<3:0 | = 1] then)>; | | | d ∈ [0,1] a ∈ [0,1] | | |
| | | else | | | O | peration: | $(f) - 1 \rightarrow c$ | lest | |
| | | (W<3:0>) | \rightarrow W<3:0>; | | St | atus Affected: | C, DC, N, | OV, Z | |
| | | lf [W<7:4: | > >9] or [C = | 1] then | Er | ncoding: | 0000 | 01da ff: | ff ffff |
| | | (W<7:4>) | $+ 6 \rightarrow W < 7$: | 4>; | De | escription: | Decremen | t register 'f'. | If 'd' is 0, the |
| | | else (\//~7·4~) | -> W/~7·/~· | | | | result is st | ored in W. If | 'd' is 1, the |
| Stat | us Affected. | (W<1.+2) | / VV .+/,</td <td></td> <td></td> <td></td> <td>(default). I</td> <td>f 'a' is 0, the</td> <td>Access</td> | | | | (default). I | f 'a' is 0, the | Access |
| Enc | odina: | | 0000 000 | 0 0111 | | | Bank will b | be selected, | overriding |
| Dee | orintion: | Data odiuc | | | | | the BSR v | alue. If 'a' = | 1, then the |
| Des | cription. | W, resulti | ng from the e | arlier addi- | | | BSR value | e selected a | is per the |
| | | tion of two | of two variables (each in | | W | ords: | 1 | 、 , | |
| | | packed B | CD format) a | nd produces | C | vcles: | 1 | | |
| Wor | de. | 1 | | result. | G | Cycle Activity: | | | |
| Cvc | 405. 165 [.] | 1 | | | | Q1 | Q2 | Q3 | Q4 |
| | Vole Activity | | | | | Decode | Read | Process | Write to |
| QC | Q1 | Q2 | Q3 | Q4 | | | register 't' | Data | destination |
| | Decode | Read | Process | Write | E | xample: | DECF (| CNT, 1, 0 | |
| | | register W | Data | W | | Before Instru | uction | | |
| <u>Exa</u> | <u>mple1</u> : | DAW | | | | CNT | = 0x01 | | |
| | Before Instru | uction | | | | ∠ After Instruc | = 0 tion | | |
| | W C | = 0xA5 = 0 | | | | ÇNT | = 0x00 | | |
| | DC | = 0 | | | | Z | = 1 | | |
| | After Instruc | tion | | | | | | | |
| | VV C | = 0x05 = 1 | | | | | | | |
| <u>Exa</u> | DC <u>mple 2</u> : | = 0 | | | | | | | |
| | Before Instru | uction | | | | | | | |
| | W | = 0xCE | | | | | | | |
| | DC | = 0 = 0 | | | | | | | |
| | After Instruc | tion | | | | | | | |
| | W | = 0x34 | | | | | | | |
| | DC | = 0 | | | | | | | |

| DECFSZ | Decreme | Decrement f, skip if 0 | | | | | | |
|--|--|--|--------------------------|--|--|--|--|--|
| Syntax: | [label] | DECFSZ f | [,d [,a]] | | | | | |
| Operands: | 0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1] | 5 | | | | | | |
| Operation: | (f) – 1 \rightarrow c skip if rest | dest, ult = 0 | | | | | | |
| Status Affected: | None | | | | | | | |
| Encoding: | 0010 | 11da f | fff ffff | | | | | |
| Description: | The conter remented. placed in 1 placed ba If the resu tion, which discarded instead, m instruction Bank will b the BSR v bank will b | The contents of register 'f' are dec- remented. If 'd' is 0, the result is placed in W. If 'd' is 1, the result is placed back in register 'f' (default). If the result is 0, the next instruc- tion, which is already fetched, is discarded, and a NOP is executed instead, making it a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default) | | | | | | |
| Words: | 1 | 1 | | | | | | |
| Cycles: Q Cycle Activity | 1(2) Note: 3 c by | ycles if skip a 2-word ir | and followed astruction. | | | | | |
| Q1 | Q2 | Q3 | Q4 | | | | | |
| Decode | Read register 'f' | Process Data | Write to destination | | | | | |
| If skip: | regiotor i | Duid | accunation | | | | | |
| Q1 | Q2 | Q3 | Q4 | | | | | |
| No | No | No | No | | | | | |
| operation | operation | operation | operation | | | | | |
| If skip and follov | ved by 2-wor | d instructio | n: | | | | | |
| Q1 | Q2 | Q3 | Q4 | | | | | |
| No | No | No | No | | | | | |
| No | No | No | No | | | | | |
| operation | operation | operation | operation | | | | | |
| <u>Example</u> : | HERE CONTINUE | DECFSZ GOTO | CNT, 1, 1 LOOP | | | | | |
| Before Instruction PC = Address (HERE) | | | | | | | | |
| After Instruc CNT If CNT PC If CNT | tion = CNT - 1 = 0; = Address ≠ 0; | S (CONTINU | JE) | | | | | |
| PC | = Address | S (HERE+2) | | | | | | |

| DCFSNZ | Decreme | Decrement f, skip if not 0 | | | | | |
|--|--|---------------------------------------|-----------------|--|--|--|--|
| Syntax: | [label] | DCFSNZ f[| ,d [,a] | | | | |
| Operands: | $0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$ | 0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1] | | | | | |
| Operation: | (f) – 1 \rightarrow c skip if res | dest, ult ≠ 0 | | | | | |
| Status Affected | I: None | | | | | | |
| Encoding: | 0100 | 11da fff | f ffff | | | | |
| Description: | The contents of register 'f' are de remented. If 'd' is 0, the result is placed in W. If 'd' is 1, the result placed back in register 'f' (defaul If the result is not 0, the next instruction, which is already fetched, is discarded, and a NOP executed instead, making it a tw cycle instruction. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = then the bank will be selected as | | | | | | |
| Words: | 1 | | aany | | | | |
| Cycles: 1(2) Note: 3 cycles if skip and follo | | | | | | | |
| Q Cycle Activi | ty: | | | | | | |
| Q1 | Q2 | Q3 | Q4 | | | | |
| Decode | Read | Process | Write to | | | | |
| If skip: | register i | Dala | uestination | | | | |
| Q1 | Q2 | Q3 | Q4 | | | | |
| No | No | No | No | | | | |
| operation | operation | operation | operation | | | | |
| If skip and foll | owed by 2-wor | d instruction: | | | | | |
| Q1 | Q2 | Q3 | Q4 | | | | |
| operation | NO operation | NO operation | NO operation | | | | |
| No | No | No | No | | | | |
| operation | operation | operation | operation | | | | |
| Example: | HERE I ZERO NZERO | DCFSNZ TEM : : | IP, 1, 0 | | | | |
| Before Ins | truction | 2 | | | | | |
| IEMP After Instri | = | ? | | | | | |
| TEMP | = | TEMP - 1, | | | | | |
| lf TEM P | P = C = | 0; Address (5 | ZERO) | | | | |
| If TEM P | P ≠ C = | 0; Address (1 | JZERO) | | | | |

FIGURE 23-3: LOW VOLTAGE DETECT CHARACTERISTICS



TABLE 23-1: LOW VOLTAGE DETECT CHARACTERISTICS

| | | | | $\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial $-40^{\circ}C \leq TA \leq +125^{\circ}C$ for extended } \end{array}$ | | | | |
|--------------|--------|--------------------|------------|--|------|------|-------|---------------------|
| Param No. | Symbol | Characteristic | | Min | Тур | Max | Units | Conditions |
| D420 | Vlvd | LVD Voltage on VDD | LVV = 0001 | 1.98 | 2.06 | 2.14 | V | $T \ge 25^{\circ}C$ |
| | | transition high to | LVV = 0010 | 2.18 | 2.27 | 2.36 | V | $T \ge 25^{\circ}C$ |
| | | low | LVV = 0011 | 2.37 | 2.47 | 2.57 | V | $T \ge 25^{\circ}C$ |
| | | | LVV = 0100 | 2.48 | 2.58 | 2.68 | V | |
| | | | LVV = 0101 | 2.67 | 2.78 | 2.89 | V | |
| | | | LVV = 0110 | 2.77 | 2.89 | 3.01 | V | |
| | | | LVV = 0111 | 2.98 | 3.1 | 3.22 | V | |
| | | | LVV = 1000 | 3.27 | 3.41 | 3.55 | V | |
| | | | LVV = 1001 | 3.47 | 3.61 | 3.75 | V | |
| | | | LVV = 1010 | 3.57 | 3.72 | 3.87 | V | |
| | | | LVV = 1011 | 3.76 | 3.92 | 4.08 | V | |
| | | | LVV = 1100 | 3.96 | 4.13 | 4.3 | V | |
| | | | LVV = 1101 | 4.16 | 4.33 | 4.5 | V | |
| | | | LVV = 1110 | 4.45 | 4.64 | 4.83 | V | |

25.0 PACKAGING INFORMATION

25.1 Package Marking Information

28-Lead PDIP (Skinny DIP)





28-Lead SOIC



Example



| Legend | : XXX Y YY WW NNN @3 * | Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package. |
|--------|--|--|
| Note: | In the eve be carried characters | nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information. |

© 2002-2013 Microchip Technology Inc.