



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I²C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	32
Program Memory Size	12KB (6K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	640 x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f4439-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Register	Ар	olicabl	e Devi	ces	Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt
FSR1H	2439	4439	2539	4539	xxxx	uuuu	uuuu
FSR1L	2439	4439	2539	4539	XXXX XXXX	uuuu uuuu	uuuu uuuu
BSR	2439	4439	2539	4539	0000	0000	uuuu
INDF2	2439	4439	2539	4539	N/A	N/A	N/A
POSTINC2	2439	4439	2539	4539	N/A	N/A	N/A
POSTDEC2	2439	4439	2539	4539	N/A	N/A	N/A
PREINC2	2439	4439	2539	4539	N/A	N/A	N/A
PLUSW2	2439	4439	2539	4539	N/A	N/A	N/A
FSR2H	2439	4439	2539	4539	xxxx	uuuu	uuuu
FSR2L	2439	4439	2539	4539	XXXX XXXX	սսսս սսսս	սսսս սսսս
STATUS	2439	4439	2539	4539	x xxxx	u uuuu	u uuuu
TMR0H	2439	4439	2539	4539	0000 0000	uuuu uuuu	սսսս սսսս
TMR0L	2439	4439	2539	4539	XXXX XXXX	սսսս սսսս	սսսս սսսս
T0CON	2439	4439	2539	4539	1111 1111	1111 1111	սսսս սսսս
OSCCON*	2439	4439	2539	4539	0	0	u
LVDCON	2439	4439	2539	4539	00 0101	00 0101	uu uuuu
WDTCON	2439	4439	2539	4539	0	0	u
RCON ⁽⁴⁾	2439	4439	2539	4539	0q 11qq	0q qquu	uu qquu
TMR1H	2439	4439	2539	4539	XXXX XXXX	uuuu uuuu	uuuu uuuu
TMR1L	2439	4439	2539	4539	XXXX XXXX	uuuu uuuu	uuuu uuuu
T1CON	2439	4439	2539	4539	0-00 0000	u-uu uuuu	u-uu uuuu
TMR2 [*]	2439	4439	2539	4539	0000 0000	0000 0000	uuuu uuuu
PR2 [*]	2439	4439	2539	4539	1111 1111	1111 1111	1111 1111
T2CON [*]	2439	4439	2539	4539	-000 0000	-000 0000	-uuu uuuu
SSPBUF	2439	4439	2539	4539	XXXX XXXX	սսսս սսսս	սսսս սսսս
SSPADD	2439	4439	2539	4539	0000 0000	0000 0000	uuuu uuuu
SSPSTAT	2439	4439	2539	4539	0000 0000	0000 0000	uuuu uuuu
SSPCON1	2439	4439	2539	4539	0000 0000	0000 0000	uuuu uuuu
SSPCON2	2439	4439	2539	4539	0000 0000	0000 0000	นนนน นนนน

TARI E 3-3.	INITIAL IZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)
IADLL J-J.	INTIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

* These registers are retained to maintain compatibility with PIC18FXX2 devices; however, one or more bits are reserved. Users should not modify the value of these bits. See Section 4.9.2 for details.

Note 1: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

- 3: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
- 4: See Table 3-2 for RESET value for specific condition.
- **5:** Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO Oscillator modes only. In all other Oscillator modes, they are disabled and read '0'.
- 6: Bit 6 of PORTA, LATA and TRISA are not available on all devices. When unimplemented, they are read '0'.

REGISTER 4-1: STKPTR REGISTER

	R/C-0	R/C-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	STKFUL	STKUNF	—	SP4	SP3	SP2	SP1	SP0
	bit 7							bit 0
bit 7 ⁽¹⁾	STKFUL: S	Stack Full Fla	ag bit					
	1 = Stack b	ecame full c	or overflowe	d				
	0 = Stack h	nas not beco	me full or ov	verflowed				
bit 6 ⁽¹⁾	STKUNF:	Stack Under	flow Flag bit	t				
	1 = Stack u	inderflow oc	curred					
	0 = Stack ι	inderflow dic	I not occur					
bit 5	Unimplem	ented: Read	d as '0'					
bit 4-0	SP4:SP0:	Stack Pointe	r Location b	oits				



Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

FIGURE 4-2: RETURN ADDRESS STACK AND ASSOCIATED REGISTERS



4.2.3 PUSH AND POP INSTRUCTIONS

Since the Top-of-Stack (TOS) is readable and writable, the ability to push values onto the stack and pull values off the stack, without disturbing normal program execution, is a desirable option. To push the current PC value onto the stack, a PUSH instruction can be executed. This will increment the stack pointer and load the current PC value onto the stack. TOSU, TOSH and TOSL can then be modified to place a return address on the stack.

The ability to pull the TOS value off of the stack and replace it with the value that was previously pushed onto the stack, without disturbing normal execution, is achieved by using the POP instruction. The POP instruction discards the current TOS by decrementing the stack pointer. The previous value pushed onto the stack then becomes the TOS value.

4.2.4 STACK FULL/UNDERFLOW RESETS

These RESETS are enabled by programming the STVREN configuration bit. When the STVREN bit is disabled, a full or underflow condition will set the appropriate STKFUL or STKUNF bit, but not cause a device RESET. When the STVREN bit is enabled, a full or underflow condition will set the appropriate STKFUL or STKUNF bit and then cause a device RESET. The STKFUL or STKUNF bits are only cleared by the user software or a POR Reset.

© 2002-2013 Microchip Technology Inc.



EXAMPLE 5-3: WRITING TO FLASH PROGRAM MEMORY

	MOVLW	D'64	;	number of bytes in erase block
	MOVWF	COUNTER		
	MOVLW	BUFFER_ADDR_HIGH	;	point to buffer
	MOVWF	FSROH		
	MOVLW	BUFFER_ADDR_LOW		
	MOVWF	FSROL		
	MOVLW	CODE_ADDR_UPPER	;	Load TBLPTR with the base
	MOVWE	TBLPTRU	;	address of the memory block
	MOVINE	TEL DTEL		
	MOVLW	CODE ADDR LOW		
	MOVWF	TBLPTRL		
READ_BLOCK				
	TBLRD*+	-	;	read into TABLAT, and inc
	MOVF	TABLAT, W	;	get data
	MOVWF	POSTINCO	;	store data
	DECFSZ	COUNTER	;	done?
	BRA	READ_BLOCK	;	repeat
MODIFY_WORI)			
	MOVLW	DATA_ADDR_HIGH	;	point to buffer
	MOVWF	FSRUH		
	MOVINE	DATA_ADDR_LOW		
	MOVTW	NEW DATA LOW		undate huffer word
	MOVWE	POSTINCO	,	update buller word
	MOVLW	NEW DATA HIGH		
	MOVWF	INDF0		
ERASE BLOCI	ĸ			
_	MOVLW	CODE ADDR UPPER	;	load TBLPTR with the base
	MOVWF	TBLPTRU	;	address of the memory block
	MOVLW	CODE_ADDR_HIGH		
	MOVWF	TBLPTRH		
	MOVLW	CODE_ADDR_LOW		
	MOVWF	TBLPTRL		
	BSF	EECON1, EEPGD	;	point to FLASH program memory
	BCF	EECON1,CFGS	;	access FLASH program memory
	BSF	EECON1, WREN	;	enable write to memory
	BSF	EECONI, FREE	;	enable Row Erase operation
	MOVIW	INICON, GIE	;	disable interrupts
	MOVWE	FECON2		write 55h
	MOVIW	AAh	,	WIICE 5511
	MOVWF	EECON2	;	write AAh
	BSF	EECON1,WR	;	start erase (CPU stall)
	BSF	INTCON, GIE	;	re-enable interrupts
	TBLRD*-	-	;	dummy read decrement
WRITE_BUFF	ER_BACK			
	MOVLW	8	;	number of write buffer groups of 8 bytes
	MOVWF	COUNTER_HI		
	MOVLW	BUFFER_ADDR_HIGH	;	point to buffer
	MOVWF	FSROH		
	MOVLW	BUFFER_ADDR_LOW		
	MOVWF	FSROL		
PROGRAM_LOO	JP NOTITI	0		number of botton in bolding survices
	MOVTA	Ö COLINITED	;	number of bytes in noiding register
אסדייד אומיים	MOVWE TO UDEC	COUNTER		
WKIIE_WORD	_10_RKEG	POSTINCO W		get low byte of buffer data
	MOVWE	TABLAT	;	present data to table latch
	TBLWT+*	*		write data, perform a short write
			:	to internal TBLWT holding register.
	DECFSZ	COUNTER	;	loop until buffers are full
	BRA	WRITE_WORD_TO_HREGS	,	-

8.0 INTERRUPTS

The PIC18FXX39 devices have multiple interrupt sources and an interrupt priority feature that allows each interrupt source to be assigned a high priority level or a low priority level. The high priority interrupt vector is at 000008h and the low priority interrupt vector is at 000018h. High priority interrupt events will override any low priority interrupts that may be in progress.

There are ten registers which are used to control interrupt operation. These registers are:

- RCON
- INTCON
- INTCON2
- INTCON3
- PIR1, PIR2
- PIE1, PIE2
- IPR1, IPR2

It is recommended that the Microchip header files supplied with MPLAB[®] IDE be used for the symbolic bit names in these registers. This allows the assembler/ compiler to automatically take care of the placement of these bits within the specified register.

Each interrupt source, except INTO, has three bits to control its operation. The functions of these bits are:

- Flag bit to indicate that an interrupt event occurred
- Enable bit that allows program execution to branch to the interrupt vector address when the flag bit is set
- Priority bit to select high priority or low priority

The interrupt priority feature is enabled by setting the IPEN bit (RCON<7>). When interrupt priority is enabled, there are two bits which enable interrupts globally. Setting the GIEH bit (INTCON<7>) enables all interrupts that have the priority bit set. Setting the GIEL bit (INTCON<6>) enables all interrupts that have the priority bit cleared. When the interrupt flag, enable bit and appropriate global interrupt enable bit are set, the interrupt will vector immediately to address 000008h or 000018h, depending on the priority level. Individual interrupts can be disabled through their corresponding enable bits.

While PIC18FXX39 devices have two interrupt priority levels like other PIC18 microcontrollers, their allocation is different. In these devices, the high priority interrupt is used exclusively by the ProMPT kernel via the Timer2 match interrupt. In order for the kernel to function properly, it is imperative that all other interrupts either set as low priority (IPR bit = 0), or disabled.

Note:	Disabling interrupts, or setting interrupts as
	low priority, is not the same as disabling
	interrupt priorities. The interrupt priority
	levels must remain enabled (IPEN = 1).
	Clearing the IPEN bit will result in erratic
	operation of the ProMPT kernel.

When an interrupt is responded to, the Global Interrupt Enable bit is cleared to disable further interrupts. If the IPEN bit is cleared, this is the GIE bit. If interrupt priority levels are used, this will be either the GIEH or GIEL bit. High priority interrupt sources can interrupt a low priority interrupt.

The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (000008h or 000018h). Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bits must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIEH or GIEL bits (as applicable), which re-enables interrupts.

For external interrupt events, such as the INT pins or the PORTB input change interrupt, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding enable bit or the GIE bit.

Note: Do not use the MOVFF instruction to modify any of the Interrupt control registers while **any** interrupt is enabled. Doing so may cause erratic microcontroller behavior.

8.2 PIR Registers

The PIR registers contain the individual flag bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Flag registers (PIR1, PIR2).

- Note 1: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>).
 - 2: User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt, and after servicing that interrupt.

REGISTER 8-4: PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1

	R/W-0	R/W-0	R-0	R-0	R/W-0	U-0	R/W-0	R/W-0
	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	_	TMR2IF ⁽²⁾	TMR1IF
	bit 7							bit 0
bit 7	PSPIF⁽¹⁾: F 1 = A read 0 = No rea	Parallel Slav or a write o d or write ha	e Port Read peration has as occurred	l/Write Inter s taken plac	rupt Flag bit e (must be c	leared in s	oftware)	
bit 6	ADIF : A/D 1 = An A/D 0 = The A/	Converter In conversion D conversion	nterrupt Flag completed n is not com	g bit (must be cle plete	eared in soft	ware)		
bit 5	RCIF : USA 1 = The US 0 = The US	ART Receive SART receiv SART receiv	e Interrupt Fl e buffer, RC e buffer is e	ag bit REG, is full mpty	(cleared wh	en RCREG	i is read)	
bit 4	TXIF : USA 1 = The US 0 = The US	.RT Transmi SART transm SART transm	t Interrupt F nit buffer, T> nit buffer is f	lag bit (see (REG, is em ull	Section 17.0 pty (cleared	for details when TXR	on TXIF fund EG is written	tionality))
bit 3	SSPIF : Ma 1 = The tra 0 = Waiting	ister Synchreinsmission/reinsmission/reinsmission/reinsmitige to transmit	onous Seria eception is o /receive	l Port Interre complete (m	upt Flag bit lust be clear	ed in softw	are)	
bit 2	Unimplem	ented: Rea	d as '0'					
bit 1	TMR2IF⁽²⁾ 1 = TMR2 0 = No TM	: TMR2 to P to PR2 mate R2 to PR2 n	R2 Match Ir ch occurred natch occurr	iterrupt Flag (must be cle red) bit eared in soft	ware)		
bit 0	TMR1IF: T 1 = TMR1 0 = MR1 r	MR1 Overfleregister over egister did n	ow Interrupt rflowed (mu ot overflow	Flag bit st be cleare	d in software	è)		
	Note 1: 1 2: 1	This bit is res This bit is res	served on P served for u	IC18F2X39 se by the Pr	devices; alw oMPT kerne	/ays mainta l; do not al	ain this bit cle ter its value.	ar.
	Legend:							

- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

W = Writable bit

R = Readable bit

U = Unimplemented bit, read as '0'



TABLE 9-11: REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on All Other RESETS
PORTD	Port Data	t Data Latch when written; Port pins when read xxxx xxxx							uuuu uuuu	
LATD	LATD Data Output bits xxxx xxxx uuuu uu							uuuu uuuu		
TRISD	PORTD Data Direction bits 1111 1111 1111 1111 1111							1111 1111		
PORTE	_	_	—	_		RE2	RE1	RE0	000	000
LATE	_	—	—	—	—	LATE Data	a Output bits	3	xxx	uuu
TRISE	IBF	OBF	IBOV	PSPMODE	PSPMODE — PORTE Data Direction bits 0000 -111				0000 -111	
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IF	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	_	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	_	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	—	TMR2IP	TMR1IP	0000 0000	0000 0000
ADCON1	ADFM	ADCS2	_	_	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	00 0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Parallel Slave Port.

NOTES:

TABLE 17-4: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 0)

BAUD	Fosc =	40 MHz	SPBRG	33	MHz	SPBRG	25	MHz	SPBRG	20 1	MHz	SPBRG
RATE (Kbps)	KBAUD	% ERROR	value (decimal)									
0.3	NA	-	-									
1.2	NA	-	-									
2.4	NA	-	-	2.40	-0.07	214	2.40	-0.15	162	2.40	+0.16	129
9.6	9.62	+0.16	64	9.55	-0.54	53	9.53	-0.76	40	9.47	-1.36	32
19.2	18.94	-1.36	32	19.10	-0.54	26	19.53	+1.73	19	19.53	+1.73	15
76.8	78.13	+1.73	7	73.66	-4.09	6	78.13	+1.73	4	78.13	+1.73	3
96	89.29	-6.99	6	103.13	+7.42	4	97.66	+1.73	3	104.17	+8.51	2
300	312.50	+4.17	1	257.81	-14.06	1	NA	-	-	312.50	+4.17	0
500	625	+25.00	0	NA	-	-	NA	-	-	NA	-	-
HIGH	625	-	0	515.63	-	0	390.63	-	0	312.50	-	0
LOW	2.44	-	255	2.01	-	255	1.53	-	255	1.22	-	255
BAUD	Fosc =	16 MHz	SPBRG	10	MHz	SPBRG	7.1590	09 MHz	SPBRG	5.068	8 MHz	SPBRG
RATE (Kbps)	KBAUD	% ERROR	value (decimal)									
0.3	NA	-	-									
1.2	1.20	+0.16	207	1.20	+0.16	129	1.20	+0.23	92	1.20	0	65
2.4	2.40	+0.16	103	2.40	+0.16	64	2.38	-0.83	46	2.40	0	32
9.6	9.62	+0.16	25	9.77	+1.73	15	9.32	-2.90	11	9.90	+3.13	7
19.2	19.23	+0.16	12	19.53	+1.73	7	18.64	-2.90	5	19.80	+3.13	3
76.8	83.33	+8.51	2	78.13	+1.73	1	111.86	+45.65	0	79.20	+3.13	0
96	83.33	-13.19	2	78.13	-18.62	1	NA	-	-	NA	-	-
300	250	-16.67	0	156.25	-47.92	0	NA	-	-	NA	-	-
500	NA	-	-									
HIGH	250	-	0	156.25	-	0	111.86	-	0	79.20	-	0
LOW	0.98	-	255	0.61	-	255	0.44	-	255	0.31	-	255
BAUD	Fosc	= 4 MHz	SPBRG	3.5795	645 MHz	SPBRG	1	MHz	SPBRG	32.76	8 kHz	SPBRG
(Kbps)	KBAUD	% ERROR	value (decimal)									
0.3	0.30	-0.16	207	0.30	+0.23	185	0.30	+0.16	51	0.26	-14.67	1
1.2	1.20	+1.67	51	1.19	-0.83	46	1.20	+0.16	12	NA	-	-
2.4	2.40	+1.67	25	2.43	+1.32	22	2.23	-6.99	6	NA	-	-
9.6	8.93	-6.99	6	9.32	-2.90	5	7.81	-18.62	1	NA	-	-
19.2	20.83	+8.51	2	18.64	-2.90	2	15.63	-18.62	0	NA	-	-
76.8	62.50	-18.62	0	55.93	-27.17	0	NA	-	-	NA	-	-
96	NA	-	-									
300	NA	-	-									
500	NA	-	-									
HIGH	62.50	-	0	55.93	-	0	15.63	-	0	0.51	-	0
LOW	0.24	-	255	0.22	-	255	0.06	-	255	0.002	-	255

17.3 USART Synchronous Master Mode

In Synchronous Master mode, the data is transmitted in a half-duplex manner (i.e., transmission and reception do not occur at the same time). When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit SYNC (TXSTA<4>). In addition, enable bit SPEN (RCSTA<7>) is set in order to configure the RC6/TX/CK and RC7/RX/DT I/O pins to CK (clock) and DT (data) lines, respectively. The Master mode indicates that the processor transmits the master clock on the CK line. The Master mode is entered by setting bit CSRC (TXSTA<7>).

17.3.1 USART SYNCHRONOUS MASTER TRANSMISSION

The USART transmitter block diagram is shown in Figure 17-1. The heart of the transmitter is the Transmit (serial) Shift Register (TSR). The shift register obtains its data from the read/write transmit buffer register TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TCYCLE), the TXREG is empty and interrupt bit TXIF (PIR1<4>) is set. The interrupt can be enabled/disabled by setting/clearing enable bit TXIE

(PIE1<4>). Flag bit TXIF will be set, regardless of the state of enable bit TXIE, and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicates the status of the TXREG register, another bit TRMT (TXSTA<1>) shows the status of the TSR register. TRMT is a read only bit, which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory, so it is not available to the user.

To set up a Synchronous Master Transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate (Section 17.1).
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN, and CSRC.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.

Note: TXIF is not cleared immediately upon loading data into the transmit buffer TXREG. The flag bit becomes valid in the second instruction cycle following the load instruction.

TABLE 17-8: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSI

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on All Other RESETS
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	_	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	-	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	-	TMR2IP	TMR1IP	0000 0000	0000 0000
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 -00x	x00- 0000
TXREG	USART Transmit Register								0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRG	Baud Rate Generator Register								0000 0000	0000 0000

Legend: x = unknown, - = unimplemented, read as '0'.

Shaded cells are not used for Synchronous Master Transmission.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18F2X39 devices; always maintain these bits clear.

	U-0	U-0	U-0	U-0	U-1	R/C-1	R/C-1	R/C-1
		_	_	_		CP2 ⁽¹⁾	CP1	CP0
	bit 7							bit 0
bit 7-4	Unimplem	ented: Rea	d as '0'					
bit 3	Unimplem	ented and	reserved: N	laintain as '1	,			
bit 2	CP2: Code	e Protection	bit ⁽¹⁾					
	1 = Block 2 0 = Block 2	2 (004000-0 2 (004000-0	05FFFh) not 05FFFh) cod	t code protected	ted			
bit 1	CP1: Code	e Protection	bit					
	1 = Block 7 0 = Block 7	1 (002000-0 1 (002000-0	03FFFh) not 03FFFh) coo	t code protected	ted			
bit 0	CP0: Code	e Protection	bit					
	1 = Block (0 = Block (0 (000200-0 0 (000200-0	01FFFh) not 01FFFh) coo	t code protected	ted			

REGISTER 20-5: CONFIG5L: CONFIGURATION REGISTER 5 LOW (BYTE ADDRESS 300008h)

Note 1: Unimplemented in PIC18FX439 devices; maintain this bit set.

Legend:		
R = Readable bit	C = Clearable bit	U = Unimplemented bit, read as '0'
- n = Value when device	e is unprogrammed	u = Unchanged from programmed state

REGISTER 20-6: CONFIG5H: CONFIGURATION REGISTER 5 HIGH (BYTE ADDRESS 300009h)

	R/C-1	R/C-1	U-0	U-0	U-0	U-0	U-0	U-0		
	CPD	CPB		—	_		_	_		
	bit 7							bit 0		
bit 7	CPD: Data EEPROM Code Protection bit 1 = Data EEPROM not code protected 0 = Data EEPROM code protected									
bit 6	CPB: Boot Block Code Protection bit 1 = Boot block (000000-0001FFh) not code protected 0 = Boot block (000000-0001FFh) code protected									
bit 5-0	Unimplem	ented: Rea	d as '0'							
	· · ·									
	Legend:									
	R = Reada	ble bit	C = Clear	able bit	U = Unin	nplemented	bit, read as	'0'		

- n = Value when device is unprogrammed

u = Unchanged from programmed state

TABLE 21-1: OPCODE FIELD DESCRIPTIONS

Field	Description
a	RAM access bit
	a = 0: RAM location in Access RAM (BSR register is ignored)
hhh	a = 1. RAM bank is specified by BSR register
	Bank Select Register Lised to select the current PAM bank
d	
a	d = 0: store result in WREG,
	d = 1: store result in file register f.
dest	Destination, either the WREG register or the specified register file location.
f	8-bit Register file address (0x00 to 0xFF).
fs	12-bit Register file address (0x000 to 0xFFF). This is the source address.
fd	12-bit Register file address (0x000 to 0xFFF). This is the destination address.
k	Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value).
label	Label name.
mm	The mode of the TBLPTR register for the Table Read and Table Write instructions. Only used with Table Read and Table Write instructions:
*	No Change to register (such as TBLPTR with Table Reads and Writes).
*+	Post-Increment register (such as TBLPTR with Table Reads and Writes).
* -	Post-Decrement register (such as TBLPTR with Table Reads and Writes).
+*	Pre-Increment register (such as TBLPTR with Table Reads and Writes).
n	The relative address (2's complement number) for relative branch instructions, or the direct address for Call/Branch and Return instructions.
PRODH	Product of Multiply high byte.
PRODL	Product of Multiply low byte.
s	Fast Call/Return mode select bit
	s = 0: do not update into/from shadow registers
11	
WDEC	Working register (accumulator)
with the second	Don't care (0 or 1)
~	The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all Microchip software tools.
TBLPTR	21-bit Table Pointer (points to a Program Memory location).
TABLAT	8-bit Table Latch.
TOS	Top-of-Stack.
PC	Program Counter.
PCL	Program Counter Low Byte.
PCH	Program Counter High Byte.
PCLATH	Program Counter High Byte Latch.
PCLATU	Program Counter Upper Byte Latch.
GIE	Global Interrupt Enable bit.
WDT	Watchdog Timer.
TO	Time-out bit.
PD	Power-down bit.
C, DC, Z, OV, N	ALU status bits Carry, Digit Carry, Zero, Overflow, Negative.
[]	Optional.
()	Contents.
\rightarrow	Assigned to.
< >	Register bit field.
∈	In the set of.
italics	User defined term (font is courier).

BRA		Unconditi	onal Brancl	h	В	SF	Bit Set f				
Synt	ax:	[<i>label</i>] B	RA n		S	yntax:	[label] B	SF f,b[,a]			
Ope	rands:	-1024 ≤ n :	$-1024 \le n \le 1023$		C	perands:	$0 \le f \le 255$	5			
Ope	ration:	(PC) + 2 +	$2n \rightarrow PC$				0 ≤ b ≤ 7 a ∈ [0,1]				
Statu	us Affected:	None	None		C	peration:	$1 \rightarrow f < b >$	$1 \rightarrow f < h >$			
Enco	oding:	1101	0nnn nni	nn nnnn	s	tatus Affected:	None				
Description:		Add the 2's complement number '2n' to the PC. Since the PC will				Encoding:	1000	bbba ff:	ff ffff		
		have incre instruction PC+2+2n. two-cycle i	mented to fe , the new ad This instruc instruction.	etch the next dress will be tion is a	D	escription:	Bit 'b' in register 'f' is set. If 'a' is 0 Access Bank will be selected, over- riding the BSR value. If 'a' = 1, then the bank will be selected as per the				
Wor	ds:	1				, .	BSR value				
Cycl	es:	2			V	/ords:	1				
QC	ycle Activity:				С	ycles:	1				
	Q1	Q2	Q3	Q4	. (Cycle Activity	:				
	Decode	Read literal 'n'	Process Data	Write to PC		Q1 Decode	Q2 Read	Q3 Process	Q4 Write		
	No operation	No operation	No operation	No operation			register 'f'	Data	register 'f'		
					E	xample:	BSF F	LAG_REG, 7	, 1		
Exar	<u>mple</u> :	HERE	BRA Jump			Before Instru FLAG_R	uction REG = 0x0	DA			
	PC PC After Instruct PC	iction = add tion = add	dress (HERE))		After Instruc FLAG_R	tion REG = 0x8	BA			

MULLW	Multiply L	iteral with V	N	Μ	ULWF	Multiply \	N with f		
Syntax:	[label]	MULLW k		Sy	ntax:	[label]	MULWF f	[,a]	
Operands:	$0 \le k \le 255$		O	perands:	$0 \le f \le 25$	$0 \leq f \leq 255$			
Operation:	(W) x k \rightarrow	PRODH:PR	ODL			a ∈ [0,1]	a ∈ [0,1]		
Status Affected:	None			O	peration:	(W) x (f) –	→ PRODH:PI	RODL	
Encoding:	0000	1101 kk	kk kkkk	St	atus Affected:	None	T		
Description:	An unsign	ed multiplica	tion is car-	Er	ncoding:	0000	001a fff	f ffff	
	ried out be W and the 16-bit resu	etween the c 8-bit literal ' ult is placed i	ontents of k'. The n	De	escription:	An unsign ried out be W and the	ed multiplica etween the c register file l	tion is car- ontents of ocation 'f'.	
	PRODH:P	RODL regist	ter pair.			The 16-bi	t result is sto	red in the	
	PRODH c W is unch	ontains the h anged	igh byte.				PRODL regist	ter pair. Jigh hyte	
	None of th	ne status flag	s are			Both W ar	nd 'f' are uncl	nanged.	
	affected.					None of the status flags are affected. Note that neither overflow nor			
	carry is po	neither overf	low nor						
	tion. A zer	o result is po	ssible but			carry is possible in this opera-			
	not detect	ed.				tion. A zer	ro result is po	ssible but	
Words:	1					Access Ba	ank will be se	the elected.	
Cycles:	1					overriding	the BSR val	ue. If	
Q Cycle Activity:	<u> </u>					'a' = 1, then the bank will be BSP value			
Q1	Q2	Q3	Q4			(default).	as per the Do	r value	
Decode	literal 'k'	Data	registers	W	ords:	1			
			PRODH:	C	/cles:	1			
			PRODL	G	Cycle Activity	:			
Example:	MULLW	0xC4			Q1	Q2	Q3	Q4	
Before Instru	ction				Decode	Read	Process	Write	
W PRODH PRODL	= 0xl = ? = ?	E2				register t	Data	PRODH: PRODL	
After Instructi	on			_					
W	= 0x	E2		<u>E></u>	ample:	MULWF	REG, 1		
PRODH	= 0x = 0x	0xAD 0x08			Before Instru	uction	~		
					vv REG PRODH PRODL	= 0x = 0x = ? = ?	64 B5		
					After Instruc	tion			

W	=	0xC4
REG	=	0xB5
PRODH	=	0x8A
PRODL	=	0x94

RETURN Return from Subroutine						
Synt	ax:	[label]	RETURN	۱ (s]	
Ope	rands:	$s \in [0,1]$				
Operation: $(TOS) \rightarrow PC$, if s = 1 $(WS) \rightarrow W$, $(STATUSS) \rightarrow STATUS$, $(BSRS) \rightarrow BSR$, PCLATU, PCLATH are unchang						hanged
Statu	us Affected:	None				
Enco	oding:	0000	0000	000)1	001s
Desc	chpuon:	is popped (TOS) is la counter. If shadow re and BSRS respondin and BSR. these regi	and the oaded into f's' = 1, th egisters V S are load og registe If 's' = 0, isters occ	top o to the e co VS, s ded i rs, V , no curs	e pro e pro nten STAT nto t V, ST upda (defa	e stack e stack ogram ts of the FUSS heir cor- FATUS ate of ault).
Wor	ds:	1				
Cycl	es:	2				
QC	ycle Activity:					
	Q1	Q2	Q3			Q4
	Decode	No operation	Proces Data	s	pop l s	PC from stack
	No operation	No operation	No operatio	on	оре	No eration

After Interrupt PC = TOS

RLCF	Rotate L	eft f throug	h Carry
Syntax:	[label]	RLCF f[,d [,a]
Operands:	0 ≤ f ≤ 25 d ∈ [0,1] a ∈ [0,1]	5	
Operation:	$(f < n >) \rightarrow$ $(f < 7 >) \rightarrow$ $(C) \rightarrow de$	dest <n+1>, C, st<0></n+1>	
Status Affected:	C, N, Z		
Encoding:	0011	01da f	fff ffff
	rotated of the Carry is placed is stored (default). Bank will the BSR bank will BSR valu	he bit to the Flag. If 'd' i in W. If 'd' is back in regi If 'a' is 0, th be selected value. If 'a' be selected ie (default).	left through s 0, the result s 1, the result ster 'f' e Access I, overriding = 1, then the as per the
Words:	1		
Cycles:	1		
Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination
Example:	RLCF	REG, 0,	0
Before Instru	iction		

REG C	=	1110 0	0110
After Instruc	ction		
REG	=	1110	0110
W	=	1100	1100
С	=	1	



FIGURE 24-7: IPD vs. VDD, -40°C TO +125°C (SLEEP MODE, ALL PERIPHERALS DISABLED)







40-Lead Plastic Dual In-line (P) - 600 mil (PDIP)

Þ

For the most current package drawings, please see the Microchip Packaging Specification located



	Units	INCHES*			MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		40			40	
Pitch	р		.100			2.54	
Top to Seating Plane	Α	.160	.175	.190	4.06	4.45	4.83
Molded Package Thickness	A2	.140	.150	.160	3.56	3.81	4.06
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	Е	.595	.600	.625	15.11	15.24	15.88
Molded Package Width	E1	.530	.545	.560	13.46	13.84	14.22
Overall Length	D	2.045	2.058	2.065	51.94	52.26	52.45
Tip to Seating Plane	L	.120	.130	.135	3.05	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.030	.050	.070	0.76	1.27	1.78
Lower Lead Width	в	.014	.018	.022	0.36	0.46	0.56
Overall Row Spacing §	eВ	.620	.650	.680	15.75	16.51	17.27
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MO-011

Drawing No. C04-016

44-Lead Plastic Quad Flat No Lead Package (ML) 8x8 mm Body (QFN)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	INCHES			MILLIMETERS*		
Dimensi	on Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		44			44	
Pitch	р	.026 BSC			0.65 BSC		
Overall Height	A	.031	.035	.039	0.80	0.90	1.00
Standoff	A1	.000	.001	.002	0	0.02	0.05
Base Thickness	A3	.010 REF			0.25 REF		
Overall Width	E	.315 BSC			8.00 BSC		
Exposed Pad Width	E2	.262	.268	.274	6.65	6.80	6.95
Overall Length	D	.315 BSC			8.00 BSC		
Exposed Pad Length	D2	.262	.268	.274	6.65	6.80	6.95
Lead Width	В	.012	.013	.013	0.30	0.33	0.35
Lead Length	L	.014	.016	.018	0.35	0.40	0.45

*Controlling Parameter

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC equivalent: M0-220

Drawing No. C04-103