



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	32
Program Memory Size	12KB (6K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	640 x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f4439t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1-3: PIC18F4X39 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pi	n Numl	ber	Pin	Buffer	Description			
riii Naiile	DIP	QFN	TQFP	Туре	Туре	Description			
						PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.			
RB0/INT0 RB0 INT0	33	9	8	I/O I	TTL ST	Digital I/O. External interrupt 0.			
RB1/INT1 RB1 INT1	34	10	9	I/O I	TTL ST	Digital I/O. External interrupt 1.			
RB2/INT2 RB2 INT2	35	11	10	I/O I	TTL ST	Digital I/O. External interrupt 2.			
RB3	36	12	11	I/O	TTL	Digital I/O.			
RB4	37	14	14	I/O	TTL	Digital I/O. Interrupt-on-change pin.			
RB5/PGM RB5 PGM	38	15	15	I/O I/O	TTL ST	Digital I/O. Interrupt-on-change pin. Low Voltage ICSP programming enable pin.			
RB6/PGC RB6 PGC	39	16	16	I/O I/O	TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming clock pin.			
RB7/PGD RB7 PGD	40	17	17	I/O I/O	TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.			

Legend: TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels

O = Output

OD = Open Drain (no P diode to VDD)

CMOS = CMOS compatible input or output

I = Input

P = Power

4.6 Instruction Flow/Pipelining

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle, while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO), then two cycles are required to complete the instruction (Example 4-1).

A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register" (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).

EXAMPLE 4-1: INSTRUCTION PIPELINE FLOW

	Tcy0	Tcy1	Tcy2	Tcy3	Tcy4	Tcy5
1. MOVLW 55h	Fetch 1	Execute 1				
2. MOVWF PORTB		Fetch 2	Execute 2			
3. BRA SUB_1	•		Fetch 3	Execute 3		
4. BSF PORTA, BIT3 (Fo	orced NOP)			Fetch 4	Flush (NOP)	
5. Instruction @ address	S SUB_1				Fetch SUB_1	Execute SUB_1

All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.

4.7 Instructions in Program Memory

The program memory is addressed in bytes. Instructions are stored as two bytes or four bytes in program memory. The Least Significant Byte of an instruction word is always stored in a program memory location with an even address (LSB = 0). Figure 4-4 shows an example of how instruction words are stored in the program memory. To maintain alignment with instruction boundaries, the PC increments in steps of 2 and the LSB will always read '0' (see Section 4.4).

The CALL and GOTO instructions have an absolute program memory address embedded into the instruction. Since instructions are always stored on word boundaries, the data contained in the instruction is a word address. The word address is written to PC<20:1>, which accesses the desired byte address in program memory. Instruction #2 in Figure 4-4 shows how the instruction, 'GOTO 000006h', is encoded in the program memory. Program branch instructions, which encode a relative address offset, operate in the same manner. The offset value stored in a branch instruction represents the number of single word instructions that the PC will be offset by. Section 21.0 provides further details of the instruction set.

FIGURE 4-4: INSTRUCTIONS IN PROGRAM MEMORY

				LSB = 1	LSB = 0	Word Address ↓
		Program M				000000h
		Byte Locat	ions \rightarrow			000002h
						000004h
						000006h
Instr	uction 1:	MOVLW	055h	0Fh	55h	000008h
Instr	uction 2:	GOTO	000006h	EFh	03h	00000Ah
				F0h	00h	00000Ch
Instr	uction 3:	MOVFF	123h, 456h	C1h	23h	00000Eh
				F4h	56h	000010h
						000012h
						000014h

4.7.1 TWO-WORD INSTRUCTIONS

The PIC18FXX39 devices have four two-word instructions: MOVFF, CALL, GOTO and LFSR. The second word of these instructions has the 4 MSBs set to '1's and is a special kind of NOP instruction. The lower 12 bits of the second word contain data to be used by the instruction. If the first word of the instruction is executed, the data in the second word is accessed. If the

second word of the instruction is executed by itself (first word was skipped), it will execute as a NOP. This action is necessary when the two-word instruction is preceded by a conditional instruction that changes the PC. A program example that demonstrates this concept is shown in Example 4-2. Refer to Section 21.0 for further details of the instruction set.

EXAMPLE 4-2: TWO-WORD INSTRUCTIONS

CASE 1:	
Object Code	Source Code
0110 0110 0000 0000	TSTFSZ REG1 ; is RAM location 0?
1100 0001 0010 0011	MOVFF REG1, REG2 ; No, execute 2-word instruction
1111 0100 0101 0110	; 2nd operand holds address of REG2
0010 0100 0000 0000	ADDWF REG3 ; continue code
CASE 2:	
Object Code	Source Code
0110 0110 0000 0000	TSTFSZ REG1 ; is RAM location 0?
1100 0001 0010 0011	MOVFF REG1, REG2 ; Yes
1111 0100 0101 0110	; 2nd operand becomes NOP

; continue code

REG3

4.8 Lookup Tables

0010 0100 0000 0000 ADDWF

Lookup tables are implemented two ways. These are:

- Computed GOTO
- Table Reads

4.8.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL).

A lookup table can be formed with an ADDWF PCL instruction and a group of RETLW 0xnn instructions. WREG is loaded with an offset into the table before executing a call to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next instruction executed will be one of the RETLW 0xnn instructions, that returns the value 0xnn to the calling function.

The offset value (value in WREG) specifies the number of bytes that the program counter should advance.

In this method, only one data byte may be stored in each instruction location and room on the return address stack is required.

Note:

The ADDWF PCL instruction does not update PCLATH and PCLATU. A read operation on PCL must be performed to update PCLATH and PCLATU.

4.8.2 TABLE READS/TABLE WRITES

A better method of storing data in program memory allows 2 bytes of data to be stored in each instruction location.

Lookup table data may be stored 2 bytes per program word by using table reads and writes. The table pointer (TBLPTR) specifies the byte address and the table latch (TABLAT) contains the data that is read from, or written to program memory. Data is transferred to/from program memory, one byte at a time.

A description of the Table Read/Table Write operation is shown in Section 5.1.

4.9 Data Memory Organization

The data memory is implemented as static RAM. Each register in the data memory has a 12-bit address, allowing up to 4096 bytes of data memory. The data memory map is divided into 16 banks that contain 256 bytes each. The lower 4 bits of the Bank Select Register (BSR<3:0>) select which bank will be accessed. The upper 4 bits for the BSR are not implemented.

The data memory contains Special Function Registers (SFRs) and General Purpose Registers (GPRs). The SFRs are used for control and status of the controller and peripheral functions, while GPRs are used for data storage and scratch pad operations in the user's application. The SFRs start at the last location of Bank 15 (FFFh) and extend downwards. Any remaining space beyond the SFRs in the Bank may be implemented as GPRs. GPRs start at the first location of Bank 0 and grow upwards. Any read of an unimplemented location will read as '0's.

The organization of the data memory space for these devices is shown in Figure 4-5 and Figure 4-6. PIC18FX439 devices have 640 bytes of data RAM, extending from Bank 0 to Bank 2 (000h through 27Fh). The block of 128 bytes above this to the top of the bank (280h to 2FFh) is used as data memory for the Motor Control kernel, and is not available to the user. Reading these locations will return random information that reflects the kernel's "scratch" data. Modifying the data in these locations may disrupt the operation of the ProMPT kernel.

PIC18FX539 devices have 1408 bytes of data RAM, extending from Bank 0 to Bank 5 (000h through 57Fh). As with the PIC18FX439 devices, the block of 128 bytes above this to the end of the bank (580h to 5FFh) is used by the Motor Control kernel.

The entire data memory may be accessed directly or indirectly. Direct addressing may require the use of the BSR register. Indirect addressing requires the use of a File Select Register (FSRn) and a corresponding Indirect File Operand (INDFn). Each FSR holds a 12-bit address value that can be used to access any location in the Data Memory map without banking.

The instruction set and architecture allow operations across all banks. This may be accomplished by indirect addressing, or by the use of the MOVFF instruction. The MOVFF instruction is a two-word/two-cycle instruction that moves a value from one register to another.

To ensure that commonly used registers (SFRs and select GPRs) can be accessed in a single cycle, regardless of the current BSR values, an Access Bank is implemented. A segment of Bank 0 and a segment of Bank 15 comprise the Access RAM. Section 4.10 provides a detailed description of the Access RAM.

4.9.1 GENERAL PURPOSE REGISTER

The register file can be accessed either directly or indirectly. Indirect addressing operates using a File Select Register and corresponding Indirect File Operand. The operation of indirect addressing is shown in Section 4.12.

Enhanced MCU devices may have banked memory in the GPR area. GPRs are not initialized by a Power-on Reset and are unchanged on all other RESETS.

Data RAM is available for use as GPR registers by all instructions. The top half of Bank 15 (F80h to FFFh) contains SFRs. All other banks of data memory contain GPR registers, starting with Bank 0.


4.9.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and Peripheral Modules for controlling the desired operation of the device. These registers are implemented as static RAM. A list of these registers is given in Table 4-1 and Table 4-2.

The SFRs can be classified into two sets; those associated with the "core" function and those related to the peripheral functions. Those registers related to the "core" are described in this section, while those related to the operation of the peripheral features are described in the section of that peripheral feature.

The SFRs are typically distributed among the peripherals whose functions they control. The unused SFR locations will be unimplemented and read as '0's. See Table 4-1 for addresses for the SFRs.

Note: In this chapter and throughout this document, certain SFR names and individual bits are marked with an asterisk (*). This denotes registers that are not implemented in PIC18FXX39 devices, but whose names are retained to maintain compatibility with PIC18FXX2 devices. The designated bits within these registers are reserved and may be used by certain modules or the Motor Control kernel. Users should not write to these registers or alter these bit values. Failure to do this may result in erratic microcontroller operation.



PIC18FXX39

NOTES:

11.0 TIMER1 MODULE

The Timer1 module timer/counter has the following features:

- 16-bit timer/counter (two 8-bit registers, TMR1H and TMR1L)
- Readable and writable (both registers)
- · Internal or external clock select
- Interrupt-on-overflow from FFFh to 0000h

Figure 11-1 is a simplified block diagram of the Timer1 module.

Register 11-1 details the Timer1 control register, which sets the Operating mode of the Timer1 module. Timer1 can be enabled or disabled by setting or clearing control bit TMR1ON (T1CON<0>).

REGISTER 11-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
RD16	_	T1CKPS1	T1CKPS0	_	T1SYNC	TMR1CS	TMR10N
bit 7							bit 0

bit 7 RD16: 16-bit Read/Write Mode Enable bit

1 = Enables register read/write of Timer1 in one 16-bit operation 0 = Enables register read/write of Timer1 in two 8-bit operations

bit 6 Unimplemented: Read as '0'

bit 5-4 T1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Select bits

11 = 1:8 Prescale value 10 = 1:4 Prescale value 01 = 1:2 Prescale value 00 = 1:1 Prescale value

bit 3 Unimplemented: Maintain as '0'

bit 2 T1SYNC: Timer1 External Clock Input Synchronization Select bit

When TMR1CS = 1:

1 = Do not synchronize external clock input

0 = Synchronize external clock input

When TMR1CS = 0:

This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0.

bit 1 TMR1CS: Timer1 Clock Source Select bit

1 = External clock from pin RC0/T13CKI (on the rising edge)

0 = Internal clock (Fosc/4)

bit 0 TMR10N: Timer1 On bit

1 = Enables Timer1

0 = Stops Timer1

_eg	end:			

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

- n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

13.0 TIMER3 MODULE

The Timer3 module timer/counter has the following features:

• 16-bit timer/counter

(two 8-bit registers: TMR3H and TMR3L)

- Readable and writable (both registers)
- · Internal or external clock select
- Interrupt-on-overflow from FFFh to 0000h

Figure 13-1 is a simplified block diagram of the Timer3 module.

Register 13-1 shows the Timer1 control register, which sets the Operating mode of the Timer1 module.

REGISTER 13-1: T3CON: TIMER3 CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RD16	_	T3CKPS1	T3CKPS0	-	T3SYNC	TMR3CS	TMR3ON
bit 7							bit 0

bit 7 RD16: 16-bit Read/Write Mode Enable bit

1 = Enables register read/write of Timer3 in one 16-bit operation

0 = Enables register read/write of Timer3 in two 8-bit operations

bit 6, 3 Unimplemented: Maintain as '0'

bit 5, 4 T3CKPS1:T3CKPS0: Timer3 Input Clock Prescale Select bits

11 = 1:8 Prescale value

10 = 1:4 Prescale value

01 = 1:2 Prescale value

00 = 1:1 Prescale value

bit 2 T3SYNC: Timer3 External Clock Input Synchronization Control bit

(Not usable if the system clock comes from Timer1/Timer3)

When TMR3CS = 1:

1 = Do not synchronize external clock input

0 = Synchronize external clock input

When TMR3CS = 0:

This bit is ignored. Timer3 uses the internal clock when TMR3CS = 0.

bit 1 TMR3CS: Timer3 Clock Source Select bit

1 = External clock input from T13CKI

(on the rising edge after the first falling edge)

0 = Internal clock (Fosc/4)

bit 0 TMR3ON: Timer3 On bit

1 = Enables Timer3

0 = Stops Timer3

Lea	CII	u.

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

REGISTER 16-5: SSPCON2: MSSP CONTROL REGISTER 2 (I²C MODE)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN
bit 7							bit 0

- bit 7 GCEN: General Call Enable bit (Slave mode only)
 - 1 = Enable interrupt when a general call address (0000h) is received in the SSPSR
 - 0 = General call address disabled
- bit 6 ACKSTAT: Acknowledge Status bit (Master Transmit mode only)
 - 1 = Acknowledge was not received from slave
 - 0 = Acknowledge was received from slave
- bit 5 ACKDT: Acknowledge Data bit (Master Receive mode only)
 - 1 = Not Acknowledge
 - 0 = Acknowledge

Note: Value that will be transmitted when the user initiates an Acknowledge sequence at the end of a receive.

- bit 4 ACKEN: Acknowledge Sequence Enable bit (Master Receive mode only)
 - 1 = Initiate Acknowledge sequence on SDA and SCL pins, and transmit ACKDT data bit. Automatically cleared by hardware.
 - 0 = Acknowledge sequence IDLE
- bit 3 RCEN: Receive Enable bit (Master mode only)
 - 1 = Enables Receive mode for I²C
 - 0 = Receive IDLE
- bit 2 **PEN:** STOP Condition Enable bit (Master mode only)
 - 1 = Initiate STOP condition on SDA and SCL pins. Automatically cleared by hardware.
 - 0 = STOP condition IDLE
- bit 1 RSEN: Repeated START Condition Enabled bit (Master mode only)
 - 1 = Initiate Repeated START condition on SDA and SCL pins. Automatically cleared by hardware.
 - 0 = Repeated START condition IDLE
- bit 0 SEN: START Condition Enabled/Stretch Enabled bit

In Master mode:

- 1 = Initiate START condition on SDA and SCL pins. Automatically cleared by hardware.
- 0 = START condition IDLE

In Slave mode:

- 1 = Clock stretching is enabled for both Slave Transmit and Slave Receive (stretch enabled)
- 0 = Clock stretching is enabled for slave transmit only (Legacy mode)

Note: For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I²C module is not in the IDLE mode, this bit may not be set (no spooling) and the SSPBUF may not be written (or writes to the SSPBUF are disabled).

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown




TABLE 17-4: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 0)

BAUD	Fosc =	40 MHz	SPBRG		33 MHz SPBRG		25 MHz		SPBRG	20 MHz		SPBRG
RATE (Kbps)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1.2	NA	-	-	NA	-	-	NA	-	-	NA	-	-
2.4	NA	-	-	2.40	-0.07	214	2.40	-0.15	162	2.40	+0.16	129
9.6	9.62	+0.16	64	9.55	-0.54	53	9.53	-0.76	40	9.47	-1.36	32
19.2	18.94	-1.36	32	19.10	-0.54	26	19.53	+1.73	19	19.53	+1.73	15
76.8	78.13	+1.73	7	73.66	-4.09	6	78.13	+1.73	4	78.13	+1.73	3
96	89.29	-6.99	6	103.13	+7.42	4	97.66	+1.73	3	104.17	+8.51	2
300	312.50	+4.17	1	257.81	-14.06	1	NA	-	-	312.50	+4.17	0
500	625	+25.00	0	NA	-	-	NA	-	-	NA	-	-
HIGH	625	-	0	515.63	-	0	390.63	-	0	312.50	-	0
LOW	2.44	-	255	2.01	-	255	1.53	-	255	1.22	-	255

BAUD	Fosc =	16 MHz	SPBRG	10	MHz	SPBRG	7.15909 MHz		SPBRG	5.0688 MHz		SPBRG
RATE (Kbps)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR			% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1.2	1.20	+0.16	207	1.20	+0.16	129	1.20	+0.23	92	1.20	0	65
2.4	2.40	+0.16	103	2.40	+0.16	64	2.38	-0.83	46	2.40	0	32
9.6	9.62	+0.16	25	9.77	+1.73	15	9.32	-2.90	11	9.90	+3.13	7
19.2	19.23	+0.16	12	19.53	+1.73	7	18.64	-2.90	5	19.80	+3.13	3
76.8	83.33	+8.51	2	78.13	+1.73	1	111.86	+45.65	0	79.20	+3.13	0
96	83.33	-13.19	2	78.13	-18.62	1	NA	-	-	NA	-	-
300	250	-16.67	0	156.25	-47.92	0	NA	-	-	NA	-	-
500	NA	-	-	NA	-	-	NA	-	-	NA	-	-
HIGH	250	-	0	156.25	-	0	111.86	-	0	79.20	-	0
LOW	0.98	-	255	0.61	-	255	0.44	-	255	0.31	-	255

BAUD	Fosc =	4 MHz	SPBRG	3.5795	45 MHz	SPBRG	-		SPBRG	32.768 kHz		SPBRG
RATE (Kbps)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)
0.3	0.30	-0.16	207	0.30	+0.23	185	0.30	+0.16	51	0.26	-14.67	1
1.2	1.20	+1.67	51	1.19	-0.83	46	1.20	+0.16	12	NA	-	-
2.4	2.40	+1.67	25	2.43	+1.32	22	2.23	-6.99	6	NA	-	-
9.6	8.93	-6.99	6	9.32	-2.90	5	7.81	-18.62	1	NA	-	-
19.2	20.83	+8.51	2	18.64	-2.90	2	15.63	-18.62	0	NA	-	-
76.8	62.50	-18.62	0	55.93	-27.17	0	NA	-	-	NA	-	-
96	NA	-	-	NA	-	-	NA	-	-	NA	-	-
300	NA	-	-	NA	-	-	NA	-	-	NA	-	-
500	NA	-	-	NA	-	-	NA	-	-	NA	-	-
HIGH	62.50	-	0	55.93	-	0	15.63	-	0	0.51	-	0
LOW	0.24	-	255	0.22	-	255	0.06	-	255	0.002	-	255

PIC18FXX39

REGISTER 20-11: DEVID1: DEVICE ID REGISTER 1 FOR PIC18FXX39 (BYTE ADDRESS 3FFFFEh)

R	R	R	R	R	R	R	R
DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0
bit 7							bit 0

bit 7-5 **DEV2:DEV0:** Device ID bits

000 = PIC18F2539

001 = PIC18F4539

100 = PIC18F2439

101 = PIC18F4439

bit 4-0 REV4:REV0: Revision ID bits

These bits are used to indicate the device revision.

Legend:

R = Readable bit P = Programmable bit U = Unimplemented bit, read as '0'
- n = Value when device is unprogrammed u = Unchanged from programmed state

REGISTER 20-12: DEVID2: DEVICE ID REGISTER 2 FOR PIC18FXX39 (BYTE ADDRESS 3FFFFFh)

R	R	R	R	R	R	R	R
DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3
bit 7							bit 0

bit 7-0 **DEV10:DEV3:** Device ID bits

These bits are used with the DEV2:DEV0 bits in the Device ID Register 1 to identify the part number.

Legend:

R = Readable bit P = Programmable bit U = Unimplemented bit, read as '0'
- n = Value when device is unprogrammed u = Unchanged from programmed state

FIGURE 20-3: CODE PROTECTED PROGRAM MEMORY FOR PIC18FXX39

			Block Code Protection
16 Kbytes (PIC18FX439)	32 Kbytes (PIC18FX539)	Address Range	Controlled By:
Boot Block	Boot Block	000000h 0001FFh	CPB, WRTB, EBTRB
		000200h	
Block 0	Block 0		CP0, WRT0, EBTR0
		001FFFh	
Block 1		002000h 002FFFh	
	Block 1	002000h	CP1, WRT1, EBTR1
		003000h 003FFFh	
		004000h	
Unimplemented Read '0's	Block 2		CP2, WRT2, EBTR2
		005FFFh	
		006000h	
Unimplemented Read '0's			_
		007FFFh	
		008000h	
Unimplemented Read '0's	Unimplemented Read '0's		(Unimplemented Memory Space)
			,
		1FFFFFh	

TABLE 20-3: SUMMARY OF CODE PROTECTION REGISTERS

File	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
300008h	CONFIG5L	_	_	_	_	(1)	CP2	CP1	CP0
300009h	CONFIG5H	CPD	СРВ	_	_	_	_	_	_
30000Ah	CONFIG6L	_	_	_	_	(1)	WRT2	WRT1	WRT0
30000Bh	CONFIG6H	WRTD	WRTB	WRTC	_	_	_	_	_
30000Ch	CONFIG7L	_	_	_	_	(1)	EBTR2	EBTR1	EBTR0
30000Dh	CONFIG7H	_	EBTRB	_	_	_	_	_	_

Legend: Shaded cells are unimplemented.

Note 1: Unimplemented, but reserved; maintain this bit set.

FIGURE 21-1: GENERAL FORMAT FOR INSTRUCTIONS

Byte-oriented file register operations **Example Instruction** OPCODE d a f (FILE #) ADDWF MYREG, W, B d = 0 for result destination to be WREG register d = 1 for result destination to be file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address Byte to Byte move operations (2-word) OPCODE f (Source FILE #) MOVFF MYREG1, MYREG2 15 12 11 1111 f (Destination FILE #) f = 12-bit file register address Bit-oriented file register operations 15 12 11 987 OPCODE b (BIT #) a f (FILE #) BSF MYREG, bit, B b = 3-bit position of bit in file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address Literal operations 15 MOVLW 0x7F **OPCODE** k (literal) k = 8-bit immediate value **Control** operations CALL, GOTO and Branch operations 15 8 7 OPCODE n<7:0> (literal) **GOTO Label** 15 12 11 n<19:8> (literal) 1111 n = 20-bit immediate value 15 0 **CALL MYFUNC** OPCODE n<7:0> (literal) 0 15 12 11 n<19:8> (literal) S = Fast bit 11 10 0 **BRA MYFUNC** OPCODE n<10:0> (literal) 8 7 0 15 OPCODE **BC MYFUNC** n<7:0> (literal)

CLRF Clear f Syntax: [label] CLRF f [,a] Operands: $0 \le f \le 255$ $a \in [0,1]$ Operation: $000h \rightarrow f$ $1 \to Z$ Status Affected: Ζ Encoding: ffff ffff 0110 101a Description: Clears the contents of the specified register. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default). Words: 1 Cycles: 1 Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write
	register 'f'	Data	register 'f'

Example: CLRF FLAG_REG, 1

Before Instruction

 $FLAG_REG = 0x5A$

After Instruction

 $FLAG_REG = 0x00$

CLRWDT	Clear Watchdog Timer						
Syntax:	[label] CLRWDT						
Operands:	None						
Operation:	000h \rightarrow WDT, 000h \rightarrow WDT postscaler, 1 \rightarrow \overline{TO} , 1 \rightarrow \overline{PD}						
Status Affected:	$\overline{TO}, \overline{PD}$						
Encoding:	0000	0000	0000	0100			
Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the postscaler of the WDT. Status bits TO and PD are set.						
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3	3	Q4			

Example: CLRWDT

Before Instruction

WDT Counter =

After Instruction

Decode

No

operation

Process

Data

No

operation

22.8 MPLAB ICD In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD, is a powerful, low cost, run-time development tool. This tool is based on the FLASH PIC MCUs and can be used to develop for this and other PIC microcontrollers. The MPLAB ICD utilizes the in-circuit debugging capability built into the FLASH devices. This feature, along with Microchip's In-Circuit Serial Programming™ protocol, offers cost-effective in-circuit FLASH debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by watching variables, single-stepping and setting break points. Running at full speed enables testing hardware in real-time.

22.9 PRO MATE II Universal Device Programmer

The PRO MATE II universal device programmer is a full-featured programmer, capable of operating in stand-alone mode, as well as PC-hosted mode. The PRO MATE II device programmer is CE compliant.

The PRO MATE II device programmer has programmable VDD and VPP supplies, which allow it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for instructions and error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In stand-alone mode, the PRO MATE II device programmer can read, verify, or program PIC devices. It can also set code protection in this mode.

22.10 PICSTART Plus Entry Level Development Programmer

The PICSTART Plus development programmer is an easy-to-use, low cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient.

The PICSTART Plus development programmer supports all PIC devices with up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus development programmer is CE compliant.

22.11 PICDEM 1 Low Cost PIC MCU Demonstration Board

The PICDEM 1 demonstration board is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A). PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The user can program the sample microcontrollers provided with the PICDEM 1 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer, and easily test firmware. The user can also connect the PICDEM 1 demonstration board to the MPLAB ICE incircuit emulator and download the firmware to the emulator for testing. A prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push button switches and eight LEDs connected to PORTB.

22.12 PICDEM 2 Low Cost PIC16CXX Demonstration Board

The PICDEM 2 demonstration board is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM 2 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer, and easily test firmware. The MPLAB ICE in-circuit emulator may also be used with the PICDEM 2 demonstration board to test firmware. A prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push button switches, a potentiometer for simulated analog input, a serial EEPROM to demonstrate usage of the I²CTM bus and separate headers for connection to an LCD module and a keypad.

PIC18FXX39

NOTES:

FIGURE 24-15: TYPICAL AND MAXIMUM Vol vs. lol (VDD = 3V, -40°C TO +125°C)





FIGURE 24-16: MINIMUM AND MAXIMUM VIN vs. VDD (ST INPUT, -40°C TO +125°C)



INDEX

A
A/D181
A/D Converter Flag (ADIF Bit)183
A/D Converter Interrupt, Configuring184
Acquisition Requirements184
ADCON0 Register181
ADCON1 Register181
ADRESH Register181
ADRESH/ADRESL Registers183
ADRESL Register181
Analog Port Pins
Analog Port Pins, Configuring186
Associated Registers
Configuring the Module184
Conversion Clock (TAD)186
Conversion Status (GO/DONE Bit)
Conversions
Converter Characteristics
Equations
Acquisition Time185
Minimum Charging Time
Examples
Calculating the Minimum Required
Acquisition Time185
Result Registers
TAD vs. Device Operating Frequencies
Absolute Maximum Ratings
AC (Timing) Characteristics
Conditions
Load Conditions for Device
Timing Specifications
Parameter Symbology
Temperature and Voltage Specifications
ACKSTAT Status Flag
ADCONO Register
GO/DONE Bit
ADCON1 Register
· · · · · · · · · · · · · · · · · · ·
ADDLW
Addressable Universal Synchronous Asynchronous Receiver Transmitter. See USART
ADDWF
ADDWFC
ADRESH Register
ADRESH/ADRESL Registers
ADRESL Register
Analog-to-Digital Converter. See A/D
ANDLW
ANDWF219
Assembler
MPASM Assembler
В
Baud Rate Generator151
BC219
BCF220
BF Status Flag155

Block Diagrams	
A/D Converter	183
Analog Input Model	184
Baud Rate Generator	151
Low Voltage Detect	
External Reference Source	190
Internal Reference Source	
MSSP (I ² C Mode)	134
MSSP (SPI Mode)	125
On-Chip Reset Circuit	. 23
PIC18F2X39	9
PIC18F4X39	. 10
PLL	
PORTC (Peripheral Output Override)	. 89
PORTD (I/O Mode)	. 91
PORTD and PORTE (Parallel Slave Port)	
PORTE (I/O Port Mode)	. 93
PWM Operation (Simplified)	
RA3:RA0 and RA5 Pins	. 83
RA4/T0CKI Pin	
RA6 Pin	. 84
RB2:RB0 Pins	. 87
RB3 Pin	
RB7:RB4 Pins	. 86
Reads from FLASH Program Memory	
Table Read Operation	
Table Write Operation	
Table Writes to FLASH Program Memory	. 57
Timer0 in 16-bit Mode	
Timer0 in 8-bit Mode	100
Timer1	
Timer1 (16-bit R/W Mode)	
Timer2	
Timer3	
Timer3 (16-bit R/W Mode)	
Typical Motor Control System	
USART Receive	174
USART Transmit	
Watchdog Timer	
BN	
BNC	
BNN	221
BNOV	
BNZ	
BOR. See Brown-out Reset	
BOV	225
BRA	
BRG. See Baud Rate Generator	
Brown-out Reset (BOR)	. 24
BSF	
BTFSC	
BTFSS	
BTG	
BZ	
	-

PIC18F4X39 Pin Functions	PORTA
MCLR/VPP	Associated Registers 85
OSC1/CLKI14	LATA Register83
OSC2/CLKO/RA614	PORTA Register83
PWM116	TRISA Register83
PWM2	PORTB
RA0/AN014	Associated Registers88
RA1/AN114	LATB Register 86
RA2/AN2/VREF	PORTB Register 86
RA3/AN3/VREF+14	RB0/INT Pin, External8
RA4/T0CKI14	RB7:RB4 Interrupt-on-Change Flag
RA5/AN4/SS/LVDIN14	(RBIF Bit)86
RB0/INT15	TRISB Register 86
RB1/INT115	PORTC
RB2/INT2	Associated Registers90
RB3	LATC Register89
RB4	PORTC Register
RB5/PGM	RC3/SCK/SCL Pin
RB6/PGC15	RC7/RX/DT Pin
RB7/PGD15	TRISC Register89, 169
RC0/T13CKI16	PORTD
RC3/SCK/SCL16	Associated Registers92
RC4/SDI/SDA16	LATD Register9
RC5/SDO16	Parallel Slave Port (PSP) Function9
RC6/TX/CK16	PORTD Register9º
RC7/RX/DT16	TRISD Register
RD0/PSP0	PORTE
RD1/PSP1	Analog Port Pins95, 96
RD2/PSP217	Associated Registers99
RD3/PSP317	LATE Register93
RD4/PSP417	PORTE Register93
RD5/PSP517	PSP Mode Select (PSPMODE Bit)91, 96
RD6/PSP617	RE0/AN5/RD Pin95, 96
RD7/PSP717	RE1/AN6/WR Pin95, 96
RE0/AN5/RD18	RE2/AN7/CS Pin95, 96
RE1/AN6/WR18	TRISE Register
RE2/AN7/CS	Postscaler, WDT
VDD	Assignment (PSA Bit)
Vss	Rate Select (T0PS2:T0PS0 Bits)
PIC18FXX39 Voltage-Frequency Graph	Switching Between Timer0 and WDT 10
(Industrial)260	Power-down Mode. See SLEEP
PIC18LFXX39 Voltage-Frequency Graph	Power-on Reset (POR)24
(Industrial)260	Oscillator Start-up Timer (OST)24
PICDEM 1 Low Cost PIC MCU	Power-up Timer (PWRT)24
Demonstration Board255	Prescaler, Timer010
PICDEM 17 Demonstration Board	Assignment (PSA Bit)10
PICDEM 2 Low Cost PIC16CXX	Rate Select (T0PS2:T0PS0 Bits)
Demonstration Board	Switching Between Timer0 and WDT
PICDEM 3 Low Cost PIC16CXXX	Prescaler, Timer2
Demonstration Board	PRO MATE II Universal Device Programmer
PICSTART Plus Entry Level Development	Product Identification System319
Programmer255	Program Counter
PIE Registers76–77	PCL Register 36
Pinout I/O Descriptions	PCLATH Register 36
PIC18F2X3911	PCLATU Register36
PIC18F4X3914	Program Memory
PIR Registers74–75	Interrupt Vector
PLL Lock Time-out	Map and Stack for PIC18FXX39
Pointer, FSR	RESET Vector
POP	Program Verification and Code Protection
POR. See Power-on Reset	Associated Registers
	Configuration Register210
	Data EEPROM210
	Program Memory208