



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	32
Program Memory Size	24KB (12K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1408 x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	40-DIP (0.600", 15.24mm)
Supplier Device Package	40-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f4539-e-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.0 OSCILLATOR CONFIGURATIONS

2.1 Oscillator Types

The PIC18FXX39 can be operated in four different Oscillator modes at a frequency of 20 MHz. The user can program three configuration bits (FOSC2, FOSC1, and FOSC0) to select one of these four modes:

- 1. HS High Speed Crystal/Resonator
- 2. HS + PLL High Speed Crystal/Resonator with PLL enabled using 5 MHz crystal
- 3. EC External Clock
- 4. ECIO External Clock with I/O pin enabled
- Note: The operation of the Motor Control kernel and its APIs (Section 14.0) is based on an assumed clock frequency of 20 MHz. Changing the oscillator frequency will change the timing used in the Motor Control kernel accordingly. To achieve the best results in motor control applications, a clock frequency of 20 MHz is highly recommended.

2.2 Crystal Oscillator/Ceramic Resonators

In HS or HS+PLL Oscillator modes, a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation. Figure 2-1 shows the pin connections.

The PIC18FXX39 oscillator design requires the use of a parallel cut crystal.

Note: Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications.

FIGURE 2-1:

CRYSTAL/CERAMIC RESONATOR OPERATION (HS CONFIGURATION)



An external clock source may also be connected to the OSC1 pin in the HS mode, as shown in Figure 2-2.

FIGURE 2-2:

EXTERNAL CLOCK INPUT OPERATION (HS OSC CONFIGURATION)



- Note 1: Higher capacitance increases the stability of the oscillator, but also increases the start-up time.
 - 2: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components, or verify oscillator performance.

4.14 RCON Register

The Reset Control (RCON) register contains flag bits that allow differentiation between the sources of a device RESET. These flags include the TO, PD, POR, BOR and RI bits. This register is readable and writable.

For PIC18FXX39 devices, the IPEN bit must always be set (= 1) for the ProMPT kernel to function correctly. Refer to Section 8.0 (page 69) for a more detailed discussion.

- Note 1: If the BOREN configuration bit is set (Brown-out Reset enabled), the BOR bit is '1' on a Power-on Reset. After a Brownout Reset has occurred, the BOR bit will be cleared, and must be set by firmware to indicate the occurrence of the next Brown-out Reset.
 - 2: It is recommended that the POR bit be set after a Power-on Reset has been detected, so that subsequent Power-on Resets may be detected.

REGISTER 4-3: RCON REGISTER

R/W-0	U-0	U-0	R/W-1	R-1	R-1	R/W-0	R/W-0
IPEN	_	_	RI	TO	PD	POR	BOR
bit 7							bit 0

hit	7	IDEN: Interrupt Drighty English hit
Dit	/	
		Always maintain this bit set for proper operation of ProMPT kernel.
bit	ô-5	Unimplemented: Read as '0'
bit	4	RI: RESET Instruction Flag bit
		 1 = The RESET instruction was not executed 0 = The RESET instruction was executed causing a device RESET (must be set in software after a Brown-out Reset occurs)
bit	3	TO: Watchdog Time-out Flag bit
		1 = After power-up, CLRWDT instruction, or SLEEP instruction0 = A WDT time-out occurred
bit	2	PD: Power-down Detection Flag bit
		 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction
bit	1	POR: Power-on Reset Status bit
		1 = A Power-on Reset has not occurred
		 A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)
bit	0	BOR: Brown-out Reset Status bit
		 1 = A Brown-out Reset has not occurred 0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)
	Γ	Legend:
		R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

DS30485B-page 50

- n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

5.0 FLASH PROGRAM MEMORY

The FLASH Program Memory is readable, writable, and erasable during normal operation over the entire VDD range.

A read from program memory is executed on one byte at a time. A write to program memory is executed on blocks of 8 bytes at a time. Program memory is erased in blocks of 64 bytes at a time. A bulk erase operation may not be issued from user code.

Writing or erasing program memory will cease instruction fetches until the operation is complete. The program memory cannot be accessed during the write or erase, therefore, code cannot execute. An internal programming timer terminates program memory writes and erases.

A value written to program memory does not need to be a valid instruction. Executing a program memory location that forms an invalid instruction results in a NOP.

5.1 Table Reads and Table Writes

In order to read and write program memory, there are two operations that allow the processor to move bytes between the program memory space and the data RAM:

- Table Read (TBLRD)
- Table Write (TBLWT)

The program memory space is 16-bits wide, while the data RAM space is 8-bits wide. Table Reads and Table Writes move data between these two memory spaces through an 8-bit register (TABLAT).

Table Read operations retrieve data from program memory and places it into the data RAM space. Figure 5-1 shows the operation of a Table Read with program memory and data RAM.

Table Write operations store data from the data memory space into holding registers in program memory. The procedure to write the contents of the holding registers into program memory is detailed in Section 5.5, "Writing to FLASH Program Memory". Figure 5-2 shows the operation of a Table Write with program memory and data RAM.

Table operations work with byte entities. A table block containing data, rather than program instructions, is not required to be word aligned. Therefore, a table block can start and end at any byte address. If a Table Write is being used to write executable code into program memory, program instructions will need to be word aligned.

FIGURE 5-1: TABLE READ OPERATION

5.4 Erasing FLASH Program memory

The minimum erase block is 32 words or 64 bytes. Only through the use of an external programmer, or through ICSP control can larger blocks of program memory be bulk erased. Word erase in the FLASH array is not supported.

When initiating an erase sequence from the microcontroller itself, a block of 64 bytes of program memory is erased. The Most Significant 16 bits of the TBLPTR<21:6> point to the block being erased; TBLPTR<5:0> are ignored.

The EECON1 register commands the erase operation. The EEPGD bit must be set to point to the FLASH program memory. The WREN bit must be set to enable write operations. The FREE bit is set to select an erase operation.

For protection, the write initiate sequence for EECON2 must be used.

A long write is necessary for erasing the internal FLASH. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

5.4.1 FLASH PROGRAM MEMORY ERASE SEQUENCE

The sequence of events for erasing a block of internal program memory location is:

- 1. Load table pointer with address of row being erased.
- Set EEPGD bit to point to program memory, clear CFGS bit to access program memory, set WREN bit to enable writes, and set FREE bit to enable the erase.
- 3. Disable interrupts.
- 4. Write 55h to EECON2.
- 5. Write AAh to EECON2.
- 6. Set the WR bit. This will begin the row erase cycle.
- 7. The CPU will stall for duration of the erase (about 2 ms using internal timer).
- 8. Re-enable interrupts.

EXAMPLE 5-2: ERASING A FLASH PROGRAM MEMORY ROW

ERASE_ROW	MOVLW MOVWF MOVUW MOVUW MOVUW BSE	CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW TBLPTRL	;;	load TBLPTR with the base address of the memory block
	BCF	EECON1, CFGS	;	access FLASH program memory
	BSF	EECON1,WREN	;	enable write to memory
	BSF	EECON1, FREE	;	enable Row Erase operation
	BCF	INTCON, GIE	;	disable interrupts
	MOVLW	55h		
Required	MOVWF	EECON2	;	write 55h
Sequence	MOVLW	AAh		
	MOVWF	EECON2	;	write AAh
	BSF	EECON1,WR	;	start erase (CPU stall)
	BSF	INTCON, GIE	;	re-enable interrupts

x = Bit is unknown

	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	
	_	_	—	EEIF	BCLIF	LVDIF	TMR3IF	_	
	bit 7							bit 0	
bit 7-5	Unimplem	ented: Rea	d as '0'						
bit 4	EEIF: Data	EEPROM/	FLASH Write	e Operation	Interrupt Fla	ag bit			
	1 = The wr 0 = The wr	ite operation ite operation	n is complete n is not com	e (must be c plete, or has	leared in so not been st	ftware) arted			
bit 3	BCLIF: Bu	s Collision I	nterrupt Flag	g bit					
	1 = A bus o 0 = No bus	collision occ collision oc	urred (must curred	be cleared i	n software)				
bit 2	LVDIF: Low Voltage Detect Interrupt Flag bit 1 = A low voltage condition occurred (must be cleared in software) 0 = The device voltage is above the Low Voltage Detect trip point								
bit 1	TMR3IF : TMR3 Overflow Interrupt Flag bit 1 = TMR3 register overflowed (must be cleared in software) - TMR3 register did not overflow								
bit 0	Unimplemented: Read as '0'								
	pioin								
	Legend:								
	R = Reada	ble bit	W = Wr	itable bit	U = Unir	nplemented	bit, read as '	0'	

'1' = Bit is set

'0' = Bit is cleared

REGISTER 8-5: PIR2: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 2

- n = Value at POR

8.6 INT0 Interrupt

External interrupts on the RB0/INT0, RB1/INT1 and RB2/INT2 pins are edge triggered: either rising, if the corresponding INTEDGx bit is set in the INTCON2 register, or falling, if the INTEDGx bit is clear. When a valid edge appears on the RBx/INTx pin, the corresponding flag bit INTxF is set. This interrupt can be disabled by clearing the corresponding enable bit INTxE. Flag bit INTxF must be cleared in software in the Interrupt Service Routine before re-enabling the interrupt. All external interrupts (INT0, INT1 and INT2) can wake-up the processor from SLEEP, if bit INTxE was set prior to going into SLEEP. If the global interrupt enable bit GIE is set, the processor will branch to the interrupt vector following wake-up.

The INT0 interrupt is always configured as a high priority interrupt, and cannot be reconfigured. Interrupt priority for INT1 and INT2 is determined by the value contained in the interrupt priority bits, INT1IP (INTCON3<6>) and INT2IP (INTCON3<7>).

Because it is always configured as a high priority interrupt, INTO cannot be used in conjunction with the ProMPT kernel; it must always be disabled (INTCON<4> = 0). Failure to do this may result in erratic operation of the motor control.

8.7 TMR0 Interrupt

In 8-bit mode (which is the default), an overflow in the TMR0 register (FFh \rightarrow 00h) will set flag bit TMR0IF. In 16-bit mode, an overflow in the TMR0H:TMR0L register pair (FFFh \rightarrow 0000h) will set flag bit TMR0IF. The interrupt can be enabled or disabled by setting or clearing enable bit TMR0IE (INTCON<5>). Interrupt priority for Timer0 is determined by the value contained in the interrupt priority bit TMR0IP (INTCON2<2>). See Section 10.0 for further details on the Timer0 module.

8.8 PORTB Interrupt-on-Change

An input change on PORTB<7:4> sets flag bit RBIF (INTCON<0>). The interrupt can be enabled or disabled by setting or clearing the enable bit RBIE (INTCON<3>). Interrupt priority for PORTB interrupton-change is determined by the value contained in the interrupt priority bit RBIP (INTCON2<0>).

8.9 Context Saving During Interrupts

During an interrupt, the return PC value is saved on the stack. Additionally, the WREG, STATUS and BSR registers are saved on the fast return stack. If a fast return from interrupt is not used (see Section 4.3), the user may need to save the WREG, STATUS and BSR registers in software. Depending on the user's application, other registers may also need to be saved. Example 8-1 saves and restores the WREG, STATUS and BSR registers during an Interrupt Service Routine.

EXAMPLE 8-1:	SAVING STATUS,	WREG AND BSR	REGISTERS IN RAM
-			

MOVWF MOVFF MOVFF	W_TEMP STATUS, STATUS_TEMP BSR, BSR_TEMP	; W_TEMP is in virtual bank ; STATUS_TEMP located anywhere ; BSR located anywhere
; ; USER ;	ISR CODE	
MOVFF	BSR_TEMP, BSR	; Restore BSR
MOVF	W_TEMP, W	; Restore WREG
MOVFF	STATUS_TEMP, STATUS	; Restore STATUS

PIC18FXX39

NOTES:

Name	Bit#	Buffer Type	Function
RE0/AN5/RD	Bit# Buffer Type Function bit0 ST/TTL ⁽¹⁾ Input/output port pin or analog input or m Slave Port mode For RD (PSP mode): 1 = Not a read operation 0 = Read operation. Reads PORTD regist bit1 ST/TTL ⁽¹⁾ E bit1 ST/TTL ⁽¹⁾ For WR (PSP mode): 1 = Not a vrite operation. Reads PORTD regist 0 = Write operation. Writes PORTD regist 0 = Write operation. Writes PORTD regist 0 = Write operation. Writes PORTD regist bit2 ST/TTL ⁽¹⁾ For CS (PSP mode): 1 = Device is not selected 0 = Device is selected	Input/output port pin or analog input or read control input in Parallel Slave Port mode For RD (PSP mode): 1 = Not a read operation 0 = Read operation. Reads PORTD register (if chip selected).	
RE1/AN6/WR	bit1	ST/TTL ⁽¹⁾	Input/output port pin or analog input or write control input in Parallel Slave Port mode For WR (PSP mode): 1 = Not a write operation 0 = Write operation. Writes PORTD register (if chip selected).
RE2/AN7/CS	bit2	ST/TTL ⁽¹⁾	Input/output port pin or analog input or chip select control input in Parallel Slave Port mode For \overline{CS} (PSP mode): 1 = Device is not selected 0 = Device is selected

Legend: ST = Schmitt Trigger input, TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffers when in Parallel Slave Port mode.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on All Other RESETS
PORTE	—	—	_	—	_	RE2	RE1	RE0	000	000
LATE	—	—	_	—	_	LATE Data Output Register		xxx	uuu	
TRISE	IBF	OBF	IBOV	PSPMODE	_	PORTE Data Direction bits			0000 -111	0000 -111
ADCON1	ADFM	ADCS2		_	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	00 0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PORTE.

14.3.3 ProMPT API METHODS

There are 27 separate API methods for the ProMPT kernel:

Note: The operation of the Motor Control kernel and its APIs is based on an assumed clock frequency of 20 MHz. Changing the oscillator frequency will change the timing used in the Motor Control kernel accordingly. To achieve the best results in motor control applications, a clock frequency of 20 MHz is highly recommended.

void ProMPT_ClearTick(void)

Resources used: 0 stack levels

Description: This function clears the Tick (62.5 ms) timer flag returned by ProMPT_tick(). This function must be called by any routine that is used for timing purposes.

void ProMPT_DisableBoostMode(void)

Resources used: 0 stack levels

Description: This function disables the Boost mode logic. This method should be called before changing any of the Boost mode parameters.

void ProMPT_EnableBoostMode(void)

Resources used: 0 stack levels

Description: This function enables the Boost mode logic. Boost mode is entered when a stopped drive is commanded to start. The drive will immediately go to Boost Frequency and ramp from Start Modulation to End Modulation over the time period, Boost Time.

unsigned char ProMPT_GetAccelRate(void)

Resources used: 1 stack level

Range of values: 0 to 255

Description: Returns the current Acceleration Rate in Hz/second.

unsigned char ProMPT_GetBoostEndModulation(void)

Resources used: 1 stack level

Range of values: 0 to 200

Description: Returns the current End Modulation (in %) used in the boost logic.

unsigned char ProMPT_GetBoostFrequency(void) Resources used: 1 stack level Range of values: 0 to 127 Description: Returns the current Boost Frequency in Hz.

unsigned char ProMPT_GetBoostStartModulation(void)
Resources used: 1 stack level
Range of values: 0 to BoostEndModulation
Description: Returns the Start Modulation (in %) used in the Boost logic.

© 2002-2013 Microchip Technology Inc.

16.4 I²C Mode

The MSSP module in I^2C mode fully implements all master and slave functions (including general call support) and provides interrupts on START and STOP bits in hardware to determine a free bus (multi-master function). The MSSP module implements the Standard mode specifications, as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer:

- Serial clock (SCL) RC3/SCK/SCL
- Serial data (SDA) RC4/SDI/SDA

The user must configure these pins as inputs or outputs through the TRISC<4:3> bits.

FIGURE 16-7: MSSP BLOCK DIAGRAM (I²C MODE)



16.4.1 REGISTERS

The MSSP module has six registers for $\mathsf{I}^2\mathsf{C}$ operation. These are:

- MSSP Control Register1 (SSPCON1)
- MSSP Control Register2 (SSPCON2)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible
- MSSP Address Register (SSPADD)

SSPCON, SSPCON2 and SSPSTAT are the control and status registers in I^2C mode operation. The SSPCON and SSPCON2 registers are readable and writable. The lower 6 bits of the SSPSTAT are read only. The upper two bits of the SSPSTAT are read/write.

SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to or read from.

SSPADD register holds the slave device address when the SSP is configured in I^2C Slave mode. When the SSP is configured in Master mode, the lower seven bits of SSPADD act as the baud rate generator reload value.

In receive operations, SSPSR and SSPBUF together, create a double-buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not doublebuffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

16.4.9 I²C MASTER MODE REPEATED START CONDITION TIMING

A Repeated START condition occurs when the RSEN bit (SSPCON2<1>) is programmed high and the I^2C logic module is in the IDLE state. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the baud rate generator is loaded with the contents of SSPADD<5:0> and begins counting. The SDA pin is released (brought high) for one baud rate generator count (TBRG). When the baud rate generator times out, if SDA is sampled high, the SCL pin will be de-asserted (brought high). When SCL is sampled high, the baud rate generator is reloaded with the contents of SSPADD<6:0> and begins counting. SDA and SCL must be sampled high for one TBRG. This action is then followed by assertion of the SDA pin (SDA = 0) for one TBRG while SCL is high. Following this, the RSEN bit (SSPCON2<1>) will be automatically cleared and the baud rate generator will not be reloaded, leaving the SDA pin held low. As soon as a START condition is detected on the SDA and SCL pins, the S bit (SSPSTAT<3>) will be set. The SSPIF bit will not be set until the baud rate generator has timed out.

- Note 1: If RSEN is programmed while any other event is in progress, it will not take effect.
 - 2: A bus collision during the Repeated START condition occurs if:
 - SDA is sampled low when SCL goes from low to high.
 - SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data "1".

Immediately following the SSPIF bit getting set, the user may write the SSPBUF with the 7-bit address in 7-bit mode, or the default first address in 10-bit mode. After the first eight bits are transmitted and an ACK is received, the user may then transmit an additional eight bits of address (10-bit mode) or eight bits of data (7-bit mode).

16.4.9.1 WCOL Status Flag

If the user writes the SSPBUF when a Repeated START sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing of the lower 5 bits of SSPCON2 is disabled until the Repeated START condition is complete.

FIGURE 16-20: REPEAT START CONDITION WAVEFORM



PIC18FXX39

16.4.17.1 Bus Collision During a START Condition

During a START condition, a bus collision occurs if:

- a) SDA or SCL are sampled low at the beginning of the START condition (Figure 16-26).
- b) SCL is sampled low before SDA is asserted low (Figure 16-27).

During a START condition, both the SDA and the SCL pins are monitored.

If the SDA pin is already low, or the SCL pin is already low, then all of the following occur:

- the START condition is aborted,
- the BCLIF flag is set, and
- the MSSP module is reset to its IDLE state (Figure 16-26).

The START condition begins with the SDA and SCL pins de-asserted. When the SDA pin is sampled high, the baud rate generator is loaded from SSPADD<6:0> and counts down to '0'. If the SCL pin is sampled low while SDA is high, a bus collision occurs, because it is assumed that another master is attempting to drive a data '1' during the START condition.

If the SDA pin is sampled low during this count, the BRG is reset and the SDA line is asserted early (Figure 16-28). If, however, a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The baud rate generator is then reloaded and counts down to '0', and during this time, if the SCL pins are sampled as '0', a bus collision does not occur. At the end of the BRG count, the SCL pin is asserted low.

Note: The reason that bus collision is not a factor during a START condition, is that no two bus masters can assert a START condition at the exact same time. Therefore, one master will always assert SDA before the other. This condition does not cause a bus collision, because the two masters must be allowed to arbitrate the first address following the START condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated START or STOP conditions.



FIGURE 16-26: BUS COLLISION DURING START CONDITION (SDA ONLY)

21.1 Instruction Set

ADD	DLW	ADD liter	al to W						
Synt	ax:	[label] A	[<i>label</i>] ADDLW k						
Ope	rands:	$0 \le k \le 25$	$0 \le k \le 255$						
Ope	ration:	(W) + k →	• W						
Statu	us Affected:	N, OV, C,	DC, Z						
Enco	oding:	0000	1111	kkk	k kk	kk			
Des	cription:	The conte 8-bit litera placed in	ents of W II 'k' and W.	are a the re	added to esult is	o the			
Wor	ds:	1							
Cycl	es:	1							
QC	cycle Activity:								
	Q1	Q2	Q3		Q4				
	Decode	Read literal 'k'	Proces Data	SS	Write to	W			
<u>Exar</u>	mple:	ADDLW (0x15						
	Before Instru	iction							
	W =	0x10							
	After Instruct	tion							
	W =	0x25							

ADDWF	ADD W to	o f				
Syntax:	[label] Al	DDWF	f [,d [,a]		
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$				
Operation:	(W) + (f) -	→ dest				
Status Affected:	N, OV, C,	DC, Z				
Encoding:	0010	01da	ffff	ffff		
Description.	result is si result is si (default). Bank will I BSR is us	tored in tored ba If 'a' is 0 be selec .ed.	W. If 'd' w. If 'd' ock in re the Ac ted. If 'a	is 0, the is 1, the gister 'f' ccess a' is 1, the		
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q	3	Q4		
Decode	Read register 'f'	Process f' Data		Write to estination		
Example:	ADDWF	REG,	0, 0			
Before Instru	iction					
W REG	= 0x17 = 0xC2					
After Instruct	tion					
W	= 0xD9					

0xC2

=

REG

23.1 DC Characteristics: PIC18FXX39 (Industrial, Extended) PIC18LFXX39 (Industrial) (Continued)

PIC18LFXX39 (Industrial)			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial					
PIC18FXX39 (Industrial, Extended)			Stand a Operat	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial $-40^{\circ}C \leq TA \leq +125^{\circ}C$ for extended				
Param No.	Symbol	Characteristic	Min Typ Max Units Conditions				Conditions	
		Module Differential Cur	rent					
D022	ΔIWDT	Watchdog Timer PIC18LFXX39		0.75 2 10	1.5 8 25	μΑ μΑ μΑ	VDD = 2.0V, +25°C VDD = 2.0V, -40°C to +85°C VDD = 4.2V, -40°C to +85°C	
D022		Watchdog Timer PIC18FXX39		7 10 25	15 25 40	μΑ μΑ μΑ	VDD = 4.2V, +25°C VDD = 4.2V, -40°C to +85°C VDD = 4.2V, -40°C to +125°C	
D022A	∆IBOR	Brown-out Reset ⁽⁴⁾ PIC18LFXX39		29 29 33	35 45 50	μΑ μΑ μΑ	VDD = 2.0V, +25°C VDD = 2.0V, -40°C to +85°C VDD = 4.2V, -40°C to +85°C	
D022A		Brown-out Reset ⁽⁴⁾ PIC18FXX39		36 36 36	40 50 65	μΑ μΑ μΑ	VDD = 4.2V, +25°C VDD = 4.2V, -40°C to +85°C VDD = 4.2V, -40°C to +125°C	
D022B	ΔILVD	Low Voltage Detect ⁽⁴⁾ PIC18LFXX39		29 29 33	35 45 50	μΑ μΑ μΑ	VDD = 2.0V, +25°C VDD = 2.0V, -40°C to +85°C VDD = 4.2V, -40°C to +85°C	
D022B		Low Voltage Detect ⁽⁴⁾ PIC18FXX39		33 33 33	40 50 65	μΑ μΑ μΑ	VDD = 4.2V, +25°C VDD = 4.2V, -40°C to +85°C VDD = 4.2V, -40°C to +125°C	

Legend: Shading of rows is to assist in readability of the table.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode, or during a device RESET, without losing RAM data.

- 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.
 - The test conditions for all IDD measurements in active Operation mode are:
 - OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD MCLR = VDD; WDT enabled/disabled as specified.
- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).
- **4:** The LVD and BOR modules share a large portion of circuitry. The △IBOR and △ILVD currents are not additive. Once one of these modules is enabled, the other may also be enabled without further penalty.

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
100	Thigh	Clock high time	100 kHz mode	2(Tosc)(BRG + 1)		ms	
			400 kHz mode	2(Tosc)(BRG + 1)	_	ms	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)		ms	
101	TLOW	Clock low time	100 kHz mode	2(Tosc)(BRG + 1)	_	ms	
			400 kHz mode	2(Tosc)(BRG + 1)	_	ms	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	ms	
102	TR	SDA and SCL	100 kHz mode	—	1000	ns	CB is specified to be from
		rise time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF
			1 MHz mode ⁽¹⁾	—	300	ns	
103	TF	SDA and SCL	100 kHz mode		1000	ns	$VDD \ge 4.2V$
		fall time	400 kHz mode	20 + 0.1 Св	300	ns	$VDD \ge 4.2V$
90	0 TSU:STA S	START condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ms	Only relevant for
	setup time	400 kHz mode	2(Tosc)(BRG + 1)	_	ms	Repeated START	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	ms	condition
91	91 THD:STA START condit hold time	START condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ms	After this period, the first
		hold time	400 kHz mode	2(Tosc)(BRG + 1)	_	ms	clock pulse is generated
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	ms	
106	THD:DAT	Data input	100 kHz mode	0	—	ns	
		hold time	400 kHz mode	0	0.9	ms	
107	TSU:DAT	Data input	100 kHz mode	250		ns	(Note 2)
		setup time	400 kHz mode	100		ns	
92	Tsu:sto	STOP condition	100 kHz mode	2(Tosc)(BRG + 1)		ms	
		setup time	400 kHz mode	2(Tosc)(BRG + 1)		ms	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)		ms	
109	ΤΑΑ	Output valid from	100 kHz mode	—	3500	ns	
		clock	400 kHz mode	—	1000	ns	
			1 MHz mode ⁽¹⁾	_	_	ns	
110	TBUF	Bus free time	100 kHz mode	4.7	—	ms	Time the bus must be free
			400 kHz mode	1.3	—	ms	before a new transmission can start
D102	Св	Bus capacitive loading		—	400	pF	

TABLE 23-18:	MASTER SSP I ² C BUS DATA REQUIREMENTS

Note 1: Maximum pin capacitance = 10 pF for all I^2C pins.

2: A Fast mode I²C bus device can be used in a Standard mode I²C bus system, but parameter #107 ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line, parameter #102 + parameter #107 = 1000 + 250 = 1250 ns (for 100 kHz mode) before the SCL line is released.

44-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 1.0/0.10 mm Lead Form (TQFP)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	INCHES			MILLIMETERS*		
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		44			44	
Pitch	р		.031			0.80	
Pins per Side	n1		11			11	
Overall Height	А	.039	.043	.047	1.00	1.10	1.20
Molded Package Thickness	A2	.037	.039	.041	0.95	1.00	1.05
Standoff §	A1	.002	.004	.006	0.05	0.10	0.15
Foot Length	L	.018	.024	.030	0.45	0.60	0.75
Footprint (Reference)	(F)		.039		1.00		
Foot Angle	φ	0	3.5	7	0	3.5	7
Overall Width	E	.463	.472	.482	11.75	12.00	12.25
Overall Length	D	.463	.472	.482	11.75	12.00	12.25
Molded Package Width	E1	.390	.394	.398	9.90	10.00	10.10
Molded Package Length	D1	.390	.394	.398	9.90	10.00	10.10
Lead Thickness	С	.004	.006	.008	0.09	0.15	0.20
Lead Width	В	.012	.015	.017	0.30	0.38	0.44
Pin 1 Corner Chamfer	СН	.025	.035	.045	0.64	0.89	1.14
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-026 Drawing No. C04-076

44-Lead Plastic Quad Flat No Lead Package (ML) 8x8 mm Body (QFN)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	INCHES			MILLIMETERS*			
Dimensi	on Limits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		44			44		
Pitch	р		.026 BSC		0.65 BSC			
Overall Height	A	.031	.035	.039	0.80	0.90	1.00	
Standoff	A1	.000	.001	.002	0	0.02	0.05	
Base Thickness	A3		.010 REF 0.25 RI			0.25 REF		
Overall Width	E		.315 BSC			8.00 BSC		
Exposed Pad Width	E2	.262	.268	.274	6.65	6.80	6.95	
Overall Length	D	.315 BSC			8.00 BSC			
Exposed Pad Length	D2	.262	.268	.274	6.65	6.80	6.95	
Lead Width	В	.012	.013	.013	0.30	0.33	0.35	
Lead Length	L	.014	.016	.018	0.35	0.40	0.45	

*Controlling Parameter

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC equivalent: M0-220

Drawing No. C04-103

APPENDIX A: REVISION HISTORY

Revision A (November 2002)

Original data sheet for the PIC18FXX39 family.

Revision B (January 2013)

Added a note to each package outline drawing.

TABLE B-1: DEVICE DIFFERENCES

APPENDIX B: DEVICE DIFFERENCES

The differences between the devices listed in this data sheet are shown in Table B-1.

Feature	PIC18F2439	PIC18F2539	PIC18F4439	PIC18F4539
Program Memory (Kbytes)	12	24	12	24
Data Memory (Bytes)	640	1408	640	1408
A/D Channels	5	5	8	8
Parallel Slave Port (PSP)	No	No	Yes	Yes
Package Types	28-pin DIP 28-pin SOIC	28-pin DIP 28-pin SOIC	40-pin DIP 44-pin TQFP 44-pin QFN	40-pin DIP 44-pin TQFP 44-pin QFN

INDEX

A

۵/٦ 18	1
A/D Converter Eleg (ADIE Bit)	2
A/D Converter Interrupt Configuring	1
And Converter Interrupt, Configuring	4
ADCONO Degister	4
ADCONU Register	1
ADCONT Register	1
ADRESH Register	1
ADRESH/ADRESL REgisters	3
ADRESL Register	1
Analog Port Pins	6
Analog Port Pins, Configuring	6
Associated Registers	8
Configuring the Module	4
Conversion Clock (TAD) 180	6
Conversion Status (GO/DONE Bit)	3
Conversions18	7
Converter Characteristics	5
Equations	
Acquisition Time18	5
Minimum Charging Time18	5
Examples	
Calculating the Minimum Required	
Acquisition Time18	5
Result Registers18	7
TAD vs. Device Operating Frequencies	6
Absolute Maximum Ratings259	9
AC (Timing) Characteristics	8
Conditions	9
Load Conditions for Device	
Timing Specifications	9
Parameter Symbology	8
Temperature and Voltage Specifications	9
ACKSTAT Status Flag15	5
ADCON0 Register	1
GO/DONE Bit	3
ADCON1 Register	1
ADDLW	7
Addressable Universal Synchronous Asynchronous	
Receiver Transmitter. See USART	
ADDWF	7
ADDWFC	8
ADRESH Register	1
ADRESH/ADRESL Registers	3
ADRESL Register	1
Analog-to-Digital Converter. See A/D	
ANDLW	8
ANDWE 21	9
Assembler	-
MPASM Assembler	3
_	-
В	
Baud Rate Generator	1
BC	9
BCF	0
BF Status Flag	5

Block Diagrams
A/D Converter
Analog Input Model 184
Baud Rate Generator 151
Low Voltage Detect
External Reference Source 190
Internal Reference Source 190
MSSP (I ² C Mode) 134
MSSP (SPI Mode) 125
On-Chip Reset Circuit 23
PIC18F2X399
PIC18F4X39 10
PLL
PORTC (Peripheral Output Override) 89
PORTD (I/O Mode) 91
PORTD and PORTE (Parallel Slave Port)
PORTE (I/O Port Mode)
PWM Operation (Simplified)123
RA3:RA0 and RA5 Pins83
RA4/T0CKI Pin 84
RA6 Pin84
RB2:RB0 Pins
RB3 Pin
RB7:RB4 Pins
Reads from FLASH Program Memory 55
Table Read Operation
Table Write Operation
Table Writes to FLASH Program Memory
Timeru in 16-bit Mode
Timeru in 8-bit Mode
104
Timer1 (16-bit R/W Mode)
Timer2
Timer3
Timers (10-bit R/W Wode)
Typical Motor Control System
USART Receive
Wetebdeg Timer
PN 220
BNC 221
BN0
BNOV 2221
BNOV
BOR See Brown-out Reset
BON 225
BRA 223
BRG See Baud Rate Generator
Brown-out Reset (BOR) 24
BSF
BTFSC 224
BTESS 224
BTG
BZ
<i>L_L</i>

PIC18FXX39 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. Device	− X /XX XXX	Examples: a) PIC18LF4539 - I/P 301 = Industrial temp., PDIP package, Extended VDD limits, QTP pattern #301. b) PIC18L E2439 - I/SO = Industrial temp
Device	PIC18FXX39 ⁽¹⁾ , PIC18FXX39T ⁽²⁾ ; VDD range 4.2V to 5.5V PIC18LFXX39 ⁽¹⁾ , PIC18LFXX39T ⁽²⁾ ; VDD range 2.0V to 5.5V	 c) PIC18E439 - I/SO = Industrial temp., SOIC package, Extended VDD limits. c) PIC18E4439 - E/P = Extended temp., PDIP package, normal VDD limits.
Temperature Range	I = -40° C to $+85^{\circ}$ C (Industrial) E = -40° C to $+125^{\circ}$ C (Extended)	
Package	ML = QFN (Quad Flatpack, No Leads) P = PDIP PT = TQFP (Plastic Thin Quad Flatpack) SO = SOIC SP = Skinny Plastic DIP	Note 1: F=Standard Voltage range LFLF=Wide Voltage Range2: T=in tape and reel - SOIC, QFN, and TQFP packages only.
Pattern	QTP, SQTP, Code or Special Requirements (blank otherwise)	

Sales and Support

Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

1. Your local Microchip sales office

2. The Microchip Worldwide Site (www.microchip.com)