



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	21
Program Memory Size	12KB (6K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	640 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 5x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf2439-i-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### 3.0 RESET

The PIC18FXX39 differentiates between various kinds of RESET:

- Power-on Reset (POR) a)
- MCLR Reset during normal operation b)
- MCLR Reset during SLEEP C)
- Watchdog Timer (WDT) Reset (during normal d) operation)
- Programmable Brown-out Reset (BOR) e)
- f) **RESET** Instruction
- Stack Full Reset g)
- Stack Underflow Reset h)

Most registers are unaffected by a RESET. Their status is unknown on POR and unchanged by all other RESETS. The other registers are forced to a "RESET state" on Power-on Reset, MCLR, WDT Reset, Brownout Reset, MCLR Reset during SLEEP and by the RESET instruction.

Most registers are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. Status bits from the RCON register, RI, TO, PD, POR and BOR, are set or cleared differently in different RESET situations, as indicated in Table 3-2. These bits are used in software to determine the nature of the RESET. See Table 3-3 for a full description of the RESET states of all registers.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 3-1.

The Enhanced MCU devices have a MCLR noise filter in the MCLR Reset path. The filter will detect and ignore small pulses.

The MCLR pin is not driven low by any internal RESETS, including the WDT.



#### FIGURE 3-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT

## 3.1 Power-on Reset (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected. To take advantage of the POR circuitry, just tie the MCLR pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset delay. A minimum rise rate for VDD is specified (parameter D004). For a slow rise time, see Figure 3-2.

When the device starts normal operation (i.e., exits the RESET condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in RESET until the operating conditions are met.

FIGURE 3-2: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



ing into MCLR from external capacitor C, in the event of MCLR/VPP pin breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

## 3.2 Power-up Timer (PWRT)

The Power-up Timer provides a fixed nominal time-out (parameter 33) only on power-up from the POR. The Power-up Timer operates on an internal RC oscillator. The chip is kept in RESET as long as the PWRT is active. The PWRT's time delay allows VDD to rise to an acceptable level. A configuration bit is provided to enable/disable the PWRT.

The power-up time delay will vary from chip-to-chip due to VDD, temperature and process variation. See DC parameter D033 for details.

## 3.3 Oscillator Start-up Timer (OST)

The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over (parameter 32). This ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from SLEEP.

## 3.4 PLL Lock Time-out

With the PLL enabled, the time-out sequence following a Power-on Reset is different from other Oscillator modes. A portion of the Power-up Timer is used to provide a fixed time-out that is sufficient for the PLL to lock to the main oscillator frequency. This PLL lock time-out (TPLL) is typically 2 ms and follows the Oscillator Start-up Time-out (OST).

## 3.5 Brown-out Reset (BOR)

A configuration bit, BOREN, can disable (if clear/ programmed), or enable (if set) the Brown-out Reset circuitry. If VDD falls below parameter D005 for greater than parameter 35, the brown-out situation will reset the chip. A RESET may not occur if VDD falls below parameter D005 for less than parameter 35. The chip will remain in Brown-out Reset until VDD rises above BVDD. If the Power-up Timer is enabled, it will be invoked after VDD rises above BVDD; it then will keep the chip in RESET for an additional time delay (parameter 33). If VDD drops below BVDD while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above BVDD, the Power-up Timer will execute the additional time delay.

### 3.6 Time-out Sequence

On power-up, the time-out sequence is as follows: First, PWRT time-out is invoked after the POR time delay has expired. Then, OST is activated. The total time-out will vary based on oscillator configuration and the status of the PWRT. For example, in RC mode with the PWRT disabled, there will be no time-out at all. Figure 3-3, Figure 3-4, Figure 3-5, Figure 3-6 and Figure 3-7 depict time-out sequences on power-up.

Since the time-outs occur from the POR pulse, if MCLR is kept low long enough, the time-outs will expire. Bringing MCLR high will begin execution immediately (Figure 3-5). This is useful for testing purposes or to synchronize more than one PIC18FXXX device operating in parallel.

Table 3-2 shows the RESET conditions for some Special Function Registers, while Table 3-3 shows the RESET conditions for all the registers.

## 4.9 Data Memory Organization

The data memory is implemented as static RAM. Each register in the data memory has a 12-bit address, allowing up to 4096 bytes of data memory. The data memory map is divided into 16 banks that contain 256 bytes each. The lower 4 bits of the Bank Select Register (BSR<3:0>) select which bank will be accessed. The upper 4 bits for the BSR are not implemented.

The data memory contains Special Function Registers (SFRs) and General Purpose Registers (GPRs). The SFRs are used for control and status of the controller and peripheral functions, while GPRs are used for data storage and scratch pad operations in the user's application. The SFRs start at the last location of Bank 15 (FFFh) and extend downwards. Any remaining space beyond the SFRs in the Bank may be implemented as GPRs. GPRs start at the first location of Bank 0 and grow upwards. Any read of an unimplemented location will read as '0's.

The organization of the data memory space for these devices is shown in Figure 4-5 and Figure 4-6. PIC18FX439 devices have 640 bytes of data RAM, extending from Bank 0 to Bank 2 (000h through 27Fh). The block of 128 bytes above this to the top of the bank (280h to 2FFh) is used as data memory for the Motor Control kernel, and is not available to the user. Reading these locations will return random information that reflects the kernel's "scratch" data. Modifying the data in these locations may disrupt the operation of the ProMPT kernel.

PIC18FX539 devices have 1408 bytes of data RAM, extending from Bank 0 to Bank 5 (000h through 57Fh). As with the PIC18FX439 devices, the block of 128 bytes above this to the end of the bank (580h to 5FFh) is used by the Motor Control kernel.

The entire data memory may be accessed directly or indirectly. Direct addressing may require the use of the BSR register. Indirect addressing requires the use of a File Select Register (FSRn) and a corresponding Indirect File Operand (INDFn). Each FSR holds a 12-bit address value that can be used to access any location in the Data Memory map without banking.

The instruction set and architecture allow operations across all banks. This may be accomplished by indirect addressing, or by the use of the MOVFF instruction. The MOVFF instruction is a two-word/two-cycle instruction that moves a value from one register to another.

To ensure that commonly used registers (SFRs and select GPRs) can be accessed in a single cycle, regardless of the current BSR values, an Access Bank is implemented. A segment of Bank 0 and a segment of Bank 15 comprise the Access RAM. Section 4.10 provides a detailed description of the Access RAM.

#### 4.9.1 GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly or indirectly. Indirect addressing operates using a File Select Register and corresponding Indirect File Operand. The operation of indirect addressing is shown in Section 4.12.

Enhanced MCU devices may have banked memory in the GPR area. GPRs are not initialized by a Power-on Reset and are unchanged on all other RESETS.

Data RAM is available for use as GPR registers by all instructions. The top half of Bank 15 (F80h to FFFh) contains SFRs. All other banks of data memory contain GPR registers, starting with Bank 0.

#### 4.9.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and Peripheral Modules for controlling the desired operation of the device. These registers are implemented as static RAM. A list of these registers is given in Table 4-1 and Table 4-2.

The SFRs can be classified into two sets; those associated with the "core" function and those related to the peripheral functions. Those registers related to the "core" are described in this section, while those related to the operation of the peripheral features are described in the section of that peripheral feature.

The SFRs are typically distributed among the peripherals whose functions they control. The unused SFR locations will be unimplemented and read as '0's. See Table 4-1 for addresses for the SFRs.

Note:	In this chapter and throughout this docu- ment, certain SER names and individual							
	hits are marked with an asterisk (*) This							
	denotes registers that are not implemented							
	In PICT8FXX39 devices, but whose names							
	are retained to maintain compatibility with							
	PIC18FXX2 devices. The designated bits							
	within these registers are reserved and							
	may be used by certain modules or the							
	Motor Control kernel. Users should not							
	write to these registers or alter these bit							
	values. Failure to do this may result in							
	erratic microcontroller operation.							

### 4.14 RCON Register

The Reset Control (RCON) register contains flag bits that allow differentiation between the sources of a device RESET. These flags include the TO, PD, POR, BOR and RI bits. This register is readable and writable.

For PIC18FXX39 devices, the IPEN bit must always be set (= 1) for the ProMPT kernel to function correctly. Refer to Section 8.0 (page 69) for a more detailed discussion.

- Note 1: If the BOREN configuration bit is set (Brown-out Reset enabled), the BOR bit is '1' on a Power-on Reset. After a Brownout Reset has occurred, the BOR bit will be cleared, and must be set by firmware to indicate the occurrence of the next Brown-out Reset.
  - 2: It is recommended that the POR bit be set after a Power-on Reset has been detected, so that subsequent Power-on Resets may be detected.

#### REGISTER 4-3: RCON REGISTER

R/W-0	U-0	U-0	R/W-1	R-1	R-1	R/W-0	R/W-0
IPEN	_	_	RI	TO	PD	POR	BOR
bit 7							bit 0

hit	7	IDEN: Interrupt Drighty English hit							
Dit	/								
		Always maintain this bit set for proper operation of ProMPT kernel.							
bit	ô-5	Unimplemented: Read as '0'							
bit	4	RI: RESET Instruction Flag bit							
		<ul> <li>1 = The RESET instruction was not executed</li> <li>0 = The RESET instruction was executed causing a device RESET (must be set in software after a Brown-out Reset occurs)</li> </ul>							
bit	3	TO: Watchdog Time-out Flag bit							
	<ul> <li>1 = After power-up, CLRWDT instruction, or SLEEP instruction</li> <li>0 = A WDT time-out occurred</li> </ul>								
bit	2	PD: Power-down Detection Flag bit							
		<ul> <li>1 = After power-up or by the CLRWDT instruction</li> <li>0 = By execution of the SLEEP instruction</li> </ul>							
bit	1	POR: Power-on Reset Status bit							
		1 = A Power-on Reset has not occurred							
		<ul> <li>0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)</li> </ul>							
bit	0	BOR: Brown-out Reset Status bit							
	<ul> <li>1 = A Brown-out Reset has not occurred</li> <li>0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)</li> </ul>								
	Γ	Legend:							
		R = Readable bit $W$ = Writable bit $U$ = Unimplemented bit, read as '0'							

DS30485B-page 50

- n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

### FIGURE 5-2: TABLE WRITE OPERATION



## 5.2 Control Registers

Several control registers are used in conjunction with the TBLRD and TBLWT instructions. These include the:

- EECON1 register
- EECON2 register
- TABLAT register
- TBLPTR registers

#### 5.2.1 EECON1 AND EECON2 REGISTERS

EECON1 is the control register for memory accesses.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the memory write and erase sequences.

Control bit EEPGD determines if the access will be a program or data EEPROM memory access. When clear, any subsequent operations will operate on the data EEPROM memory. When set, any subsequent operations will operate on the program memory.

Control bit CFGS determines if the access will be to the configuration registers or to program memory/data EEPROM memory. When set, subsequent operations will operate on configuration registers, regardless of EEPGD (see Section 20.0, "Special Features of the CPU"). When clear, memory selection access is determined by EEPGD.

The FREE bit, when set, will allow a program memory erase operation. When the FREE bit is set, the erase operation is initiated on the next WR command. When FREE is clear, only writes are enabled.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a MCLR Reset, or a WDT Time-out Reset, during normal operation. In these situations, the user can check the WRERR bit and rewrite the location. It is necessary to reload the data and address registers (EEDATA and EEADR), due to RESET values of zero.

Control bit WR initiates write operations. This bit cannot be cleared, only set, in software. It is cleared in hardware at the completion of the write operation. The inability to clear the WR bit in software prevents the accidental or premature termination of a write operation.

**Note:** Interrupt flag bit, EEIF in the PIR2 register, is set when the write is complete. It must be cleared in software.

## 5.4 Erasing FLASH Program memory

The minimum erase block is 32 words or 64 bytes. Only through the use of an external programmer, or through ICSP control can larger blocks of program memory be bulk erased. Word erase in the FLASH array is not supported.

When initiating an erase sequence from the microcontroller itself, a block of 64 bytes of program memory is erased. The Most Significant 16 bits of the TBLPTR<21:6> point to the block being erased; TBLPTR<5:0> are ignored.

The EECON1 register commands the erase operation. The EEPGD bit must be set to point to the FLASH program memory. The WREN bit must be set to enable write operations. The FREE bit is set to select an erase operation.

For protection, the write initiate sequence for EECON2 must be used.

A long write is necessary for erasing the internal FLASH. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

#### 5.4.1 FLASH PROGRAM MEMORY ERASE SEQUENCE

The sequence of events for erasing a block of internal program memory location is:

- 1. Load table pointer with address of row being erased.
- Set EEPGD bit to point to program memory, clear CFGS bit to access program memory, set WREN bit to enable writes, and set FREE bit to enable the erase.
- 3. Disable interrupts.
- 4. Write 55h to EECON2.
- 5. Write AAh to EECON2.
- 6. Set the WR bit. This will begin the row erase cycle.
- 7. The CPU will stall for duration of the erase (about 2 ms using internal timer).
- 8. Re-enable interrupts.

#### EXAMPLE 5-2: ERASING A FLASH PROGRAM MEMORY ROW

MOVLW COI MOVWF TBI MOVLW COI MOVWF TBI MOVLW COI MOVWF TBI ERASE_ROW BSF EE(		CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW TBLPTRL	;;	load TBLPTR with the base address of the memory block
	BCF	EECON1, CFGS	;	access FLASH program memory
	BSF	EECON1,WREN	;	enable write to memory
	BSF	EECON1, FREE	;	enable Row Erase operation
	BCF	INTCON, GIE	;	disable interrupts
	MOVLW	55h		
Required	MOVWF	EECON2	;	write 55h
Sequence	MOVLW	AAh		
	MOVWF	EECON2	;	write AAh
	BSF	EECON1,WR	;	start erase (CPU stall)
	BSF	INTCON, GIE	;	re-enable interrupts

## 8.1 INTCON Registers

The INTCON Registers are readable and writable registers, which contain various enable, priority and flag bits.

Note:	Interrupt flag bits are set when an interrupt						
	condition occurs, regardless of the state of						
	its corresponding enable bit or the global						
	enable bit. User software should ensure						
	the appropriate interrupt flag bits are clear						
	prior to enabling an interrupt. This feature						
	allows for software polling.						

## **REGISTER 8-1:** INTCON REGISTER

GIE/GIEH         PEIE/GIEL         TMROIE         INTOIE <sup>(1)</sup> RBIE         TMROIF         INTOIF         RBIF <sup>2</sup> bit 7         bit 7         bit         bit         bit         bit         bit           1         GIE/GIEH: Global Interrupt Enable bit         = Enables all high priority interrupts         bit         bit           6         PEIE/GIEL: Peripheral Interrupt Enable bit         = Enables all low priority peripheral interrupts         bit           1         Enables all low priority peripheral interrupts         0 = Disables all low priority peripheral interrupts         bit           1         Enables all low priority peripheral interrupt         bit         eisables the TMRO Overflow Interrupt Enable bit         eisables the TMRO overflow interrupt           0         Disables the TMRO overflow interrupt         eisables the TMRO overflow interrupt         eisables the TMRO overflow interrupt           1         Enables the TMRO overflow interrupt         eisables the INTO external interrupt         eisables the INTO external interrupt           1         Enables the INTO external interrupt         eisables the RB port change interrupt         eisables the RB port change interrupt           1         Enables the RB port change interrupt         fig.         fig.         fig.           2         TMROIF: TMRO Overflow Interrupt Flag bit		R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x			
bit 7     GIE/GIEH: Global Interrupt Enable bit     1 = Enables all high priority interrupts       0 = Disables all interrupts     0 = Disables all interrupt Enable bit       1 = Enables all low priority peripheral interrupts     0 = Disables all low priority peripheral interrupts       0 = Disables all low priority peripheral interrupts     0 = Disables all low priority peripheral interrupts       1 = Enables all low priority peripheral interrupt     0 = Disables the TMR0 overflow interrupt       1 = Enables the TMR0 overflow interrupt     0 = Disables the TMR0 overflow interrupt       1 = Enables the TMR0 overflow interrupt     0 = Disables the TMR0 overflow interrupt       1 = Enables the TMR0 external interrupt     0 = Disables the TMR0 external interrupt       1 = Enables the INT0 external interrupt     0 = Disables the INT0 external interrupt       1 = Enables the RB port change interrupt     0 = Disables the RB port change interrupt       1 = TMR0 register has overflowed (must be cleared in software)     0 = TMR0 register did not overflow       1 1 INTOF: INTO External interrupt Flag bit     1 = The INT0 external interrupt Flag bit       1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)       0 = Tone of the RB7:RB4 pins have changed state (must be cleared in software)       0 = None of the RB7:RB4 pins have changed state       Note 1: Maintain this bit cleared (= 0).       2: A mismatch condition will continue to set this bit. Reading PORTB will end the mismatch condition and allow the bit to be		GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE <sup>(1)</sup>	RBIE	TMR0IF	<b>INT0IF</b>	RBIF <sup>(2)</sup>			
<ul> <li>t7 GIE/GIEH: Global Interrupt Enable bit <ol> <li>Enables all high priority interrupts</li> <li>Disables all interrupts</li> </ol> </li> <li>t6 PEIE/GIEL: Peripheral Interrupt Enable bit <ol> <li>Enables all low priority peripheral interrupts</li> <li>Disables all low priority peripheral interrupts</li> <li>Disables all low priority peripheral interrupts</li> <li>TMROIE: TMR0 Overflow Interrupt Enable bit <ol> <li>Enables the TMR0 overflow interrupt</li> <li>Disables the TMR0 overflow interrupt</li> </ol> </li> <li>1 = Enables the TMR0 overflow interrupt</li> <li>Disables the INT0 External Interrupt Enable bit <ol> <li>Enables the INT0 external interrupt</li> <li>Disables the RB port change interrupt</li> <li>Disables the RB overflowed (must be cleared in software)</li> <li>TMROIF: INT0 External Interrupt Flag bit</li> <li>The INT0 external interrupt Flag bit</li> <li>At least one of the RB7:RB4 pins changed state (must be cleared in software)</li> <li>Note 1: Maintain this bit cleared (= 0).</li> </ol> </li> <li>2: A mismatch condition will continue to set this bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared.</li> </ol></li></ul>		bit 7							bit 0			
<ul> <li>I = GIE/GIEH: Global Interrupt Enable bit</li> <li>1 = Enables all high priority interrupts</li> <li>0 = Disables all interrupts</li> <li>I = Enables all low priority peripheral interrupts</li> <li>0 = Disables all low priority peripheral interrupts</li> <li>1 = Enables the TMR0 Overflow interrupt</li> <li>0 = Disables the TMR0 overflow interrupt</li> <li>0 = Disables the TMR0 overflow interrupt</li> <li>0 = Disables the INT0 External Interrupt Enable bit</li> <li>1 = Enables the INT0 external interrupt</li> <li>0 = Disables the RB port change interrupt</li> <li>0 = TMR0 register has overflowed (must be cleared in software)</li> <li>0 = TMR0 register did not overflow</li> <li>11 INT0IE: INT0 External Interrupt Flag bit</li> <li>1 = The INT0 external interrupt Flag bit</li> <li>1 = The INT0 external interrupt Flag bit</li> <li>1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)</li> <li>0 = None of the RB7:RB4 pins have changed state</li> <li>Note 1: Maintain this bit cleared (= 0).</li> <li>2: A mismatch condition will continue to set this bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared.</li> </ul>	_											
<ul> <li>0 = Disables all interrupts</li> <li>t 6 PEIE/GIEL: Peripheral Interrupt Enable bit</li> <li>1 = Enables all low priority peripheral interrupts</li> <li>0 = Disables all low priority peripheral interrupts</li> <li>t 5 TMROIE: TMRO Overflow Interrupt Enable bit</li> <li>1 = Enables the TMRO overflow interrupt</li> <li>0 = Disables the TMRO overflow interrupt</li> <li>0 = Disables the TMRO overflow interrupt</li> <li>1 = Enables the TMRO overflow interrupt</li> <li>0 = Disables the TMRO overflow interrupt</li> <li>0 = Disables the TMRO overflow interrupt</li> <li>0 = Disables the INTO external interrupt</li> <li>0 = Disables the INTO external interrupt</li> <li>0 = Disables the RB port change interrupt</li> <li>0 = TMRO register has overflowed (must be cleared in software)</li> <li>0 = TMRO register did not overflow</li> <li>1 INTOIF: INTO External Interrupt Flag bit</li> <li>1 = The INTO external interrupt Flag bit</li> <li>1 = The INTO external interrupt Flag bit</li> <li>1 = The INTO external interrupt Flag bit</li> <li>1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)</li> <li>0 = None of the RB7:RB4 pins have changed state</li> <li>Note 1: Maintain this bit cleared (= 0).</li> <li>2: A mismatch condition will continue to set this bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared.</li> </ul>	•	<b>GIE/GIEH:</b> ( 1 = Enables	Global Interrup all high priori	ot Enable bi	it S							
<ul> <li>Felle/GIEL: Peripheral Interrupt Enable bit</li> <li>1 = Enables all low priority peripheral interrupts</li> <li>0 = Disables all low priority peripheral interrupts</li> <li>TMROIE: TMR0 Overflow Interrupt Enable bit</li> <li>1 = Enables the TMR0 overflow interrupt</li> <li>INTOIE<sup>(1)</sup>: INT0 External Interrupt Enable bit</li> <li>1 = Enables the INT0 external interrupt</li> <li>0 = Disables the RB port change interrupt Flag bit</li> <li>1 = TMR0 register has overflowed (must be cleared in software)</li> <li>0 = TMR0 register did not overflow</li> </ul> 1 INTOIF: INT0 External Interrupt Flag bit <ul> <li>1 = The INT0 external interrupt Flag bit</li> <li>1 = The INT0 external interrupt Flag bit</li> <li>1 = The INT0 external interrupt Flag bit</li> <li>1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)</li> <li>0 = None of the RB7:RB4 pins have changed state</li> <li>Note 1: Maintain this bit cleared (= 0).</li> <li>2: A mismatch condition will continue to set this bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared.</li> </ul>		0 = Disables	s all interrupts									
<ul> <li>1 = Enables all low priority peripheral interrupts</li> <li>0 = Disables all low priority peripheral interrupts</li> <li>5 TMROIE: TMR0 Overflow Interrupt Enable bit</li> <li>1 = Enables the TMR0 overflow interrupt</li> <li>0 = Disables the TMR0 overflow interrupt</li> <li>4 INTOIE<sup>(1)</sup>: INT0 External Interrupt Enable bit</li> <li>1 = Enables the INT0 external interrupt</li> <li>0 = Disables the INT0 external interrupt</li> <li>3 RBIE: RB Port Change Interrupt Enable bit</li> <li>1 = Enables the RB port change interrupt</li> <li>0 = Disables the RB port change interrupt</li> <li>0 = Disables the RB port change interrupt</li> <li>0 = Disables the RB port change interrupt</li> <li>0 = TMROIF: TMR0 Overflow Interrupt Flag bit</li> <li>1 = TMR0 register has overflowed (must be cleared in software)</li> <li>0 = TMR0 register did not overflow</li> <li>1 INTOIF: INT0 External Interrupt Flag bit</li> <li>1 = The INT0 external interrupt occurred (must be cleared in software)</li> <li>0 = The INT0 external interrupt Flag bit</li> <li>1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)</li> <li>0 = None of the RB7:RB4 pins have changed state</li> <li>Note 1: Maintain this bit cleared (= 0).</li> <li>2: A mismatch condition will continue to set this bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared.</li> </ul>	5	PEIE/GIEL:	Peripheral Int	errupt Enal	ble bit							
<ul> <li>5 TMR0IE: TMR0 Overflow Interrupt Enable bit <ol> <li>Enables the TMR0 overflow interrupt</li> <li>Disables the TMR0 overflow interrupt</li> </ol> </li> <li>4 INT0IE<sup>(1)</sup>: INT0 External Interrupt Enable bit <ol> <li>Enables the INT0 external interrupt</li> <li>Disables the INT0 external interrupt</li> </ol> </li> <li>3 RBIE: RB Port Change Interrupt Enable bit <ol> <li>Enables the RB port change interrupt</li> <li>Disables the RB port change interrupt</li> <li>Disables the RB port change interrupt</li> </ol> </li> <li>2 TMR0IF: TMR0 Overflow Interrupt Flag bit <ol> <li>TMR0 register has overflowed (must be cleared in software)</li> <li>TMR0 register did not overflow</li> </ol> </li> <li>1 INT0IF: INT0 External Interrupt Flag bit <ol> <li>The INT0 external interrupt Flag bit</li> <li>At least one of the RB7:RB4 pins changed state (must be cleared in software)</li> <li>Note 1: Maintain this bit cleared (= 0).</li> </ol> </li> <li>2: A mismatch condition will continue to set this bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared.</li> </ul>		1 = Enables 0 = Disables	all low priority all low priority	/ peripheral v periphera	l interrupts							
<ul> <li>1 = Enables the TMR0 overflow interrupt</li> <li>0 = Disables the TMR0 overflow interrupt</li> <li>INTOIE<sup>(1)</sup>: INTO External Interrupt Enable bit</li> <li>1 = Enables the INT0 external interrupt</li> <li>0 = Disables the INT0 external interrupt</li> <li>RBIE: RB Port Change Interrupt Enable bit</li> <li>1 = Enables the RB port change interrupt</li> <li>0 = Disables the RB port change interrupt</li> <li>2 TMR0IF: TMR0 Overflow Interrupt Flag bit</li> <li>1 = TMR0 register has overflowed (must be cleared in software)</li> <li>0 = TMR0 register did not overflow</li> <li>1 INTOIF: INT0 External Interrupt Flag bit</li> <li>1 = The INT0 external interrupt Flag bit</li> <li>1 = The INT0 external interrupt did not occur</li> <li>0 RBIF<sup>(2)</sup>: RB Port Change Interrupt Flag bit</li> <li>1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)</li> <li>0 = None of the RB7:RB4 pins have changed state</li> <li>Note 1: Maintain this bit cleared (= 0).</li> <li>2: A mismatch condition will continue to set this bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared.</li> </ul>	;	TMROIE: TN	/IR0 Overflow	Interrupt E	nable bit							
<ul> <li>0 = Disables the TMR0 overflow interrupt</li> <li>INTOIE<sup>(1)</sup>: INTO External Interrupt Enable bit</li> <li>1 = Enables the INTO external interrupt</li> <li>0 = Disables the INTO external interrupt</li> <li>RBIE: RB Port Change Interrupt Enable bit</li> <li>1 = Enables the RB port change interrupt</li> <li>0 = Disables the RB port change interrupt</li> <li>2 TMR0IF: TMR0 Overflow Interrupt Flag bit</li> <li>1 = TMR0 register has overflowed (must be cleared in software)</li> <li>0 = TMR0 register did not overflow</li> <li>1 INTOIF: INTO External Interrupt Flag bit</li> <li>1 = The INTO external interrupt Flag bit</li> <li>1 = The INTO external interrupt did not occur</li> <li>0 RBIF<sup>(2)</sup>: RB Port Change Interrupt Flag bit</li> <li>1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)</li> <li>0 = None of the RB7:RB4 pins have changed state</li> <li>Note 1: Maintain this bit cleared (= 0).</li> <li>2: A mismatch condition will continue to set this bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared.</li> </ul>		1 = Enables	the TMR0 ov	erflow inter	rupt							
<ul> <li>INTOLE<sup>(1)</sup>: INTO External Interrupt Enable bit <ol> <li>Enables the INTO external interrupt</li> <li>Disables the INTO external interrupt</li> </ol> </li> <li>RBIE: RB Port Change Interrupt Enable bit <ol> <li>Enables the RB port change interrupt</li> <li>Disables the RB port change interrupt</li> <li>Disables the RB port change interrupt</li> </ol> </li> <li>TMROIF: TMR0 Overflow Interrupt Flag bit <ol> <li>TMR0 register has overflowed (must be cleared in software)</li> <li>TMR0 register did not overflow</li> </ol> </li> <li>INTOIF: INTO External Interrupt Flag bit <ol> <li>The INTO External Interrupt Flag bit</li> <li>The INTO external interrupt occurred (must be cleared in software)</li> <li>The INTO external interrupt occurred (must be cleared in software)</li> <li>The INTO external interrupt flag bit</li> <li>The INTO external interrupt Flag bit</li> </ol> </li> <li>The INTO external interrupt Flag bit</li> <li>At least one of the RB7:RB4 pins changed state (must be cleared in software)</li> <li>Note 1: Maintain this bit cleared (= 0).</li> <li>2: A mismatch condition will continue to set this bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared.</li> </ul>		0 = Disables	s the TMR0 ov	erflow inter	rrupt							
<ul> <li>a = Enables the INTO external interrupt</li> <li>b = Disables the INTO external interrupt</li> <li>c = Disables the RB port change interrupt</li> <li>c = Enables the RB port change interrupt</li> <li>c = Disables the RB port change interrupt</li> <li>c = Disables the RB port change interrupt</li> <li>d = Disables the RB port change interrupt</li> <li>2 TMR0IF: TMR0 Overflow Interrupt Flag bit</li> <li>1 = TMR0 register has overflowed (must be cleared in software)</li> <li>o = TMR0 register did not overflow</li> <li>1 INTOIF: INTO External Interrupt Flag bit</li> <li>1 = The INTO external interrupt occurred (must be cleared in software)</li> <li>o = The INTO external interrupt occurred (must be cleared in software)</li> <li>o = The INTO external interrupt flag bit</li> <li>1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)</li> <li>o = None of the RB7:RB4 pins have changed state</li> <li>Note 1: Maintain this bit cleared (= 0).</li> <li>2: A mismatch condition will continue to set this bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared.</li> </ul>	ŀ	INTOIE ''': IN	NT0 External I	nterrupt En	able bit							
<ul> <li>RBIE: RB Port Change Interrupt Enable bit</li> <li>1 = Enables the RB port change interrupt</li> <li>0 = Disables the RB port change interrupt</li> <li>TMROIF: TMR0 Overflow Interrupt Flag bit</li> <li>1 = TMR0 register has overflowed (must be cleared in software)</li> <li>0 = TMR0 register did not overflow</li> <li>INTOIF: INT0 External Interrupt Flag bit</li> <li>1 = The INT0 external interrupt occurred (must be cleared in software)</li> <li>0 = The INT0 external interrupt flag bit</li> <li>1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)</li> <li>0 = None of the RB7:RB4 pins have changed state</li> <li>Note 1: Maintain this bit cleared (= 0).</li> <li>2: A mismatch condition will continue to set this bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared.</li> </ul>		1 = Disables 0 = Disables	s the INTO exte	ernal interru	upt							
<ul> <li>1 = Enables the RB port change interrupt</li> <li>0 = Disables the RB port change interrupt</li> <li>TMROIF: TMR0 Overflow Interrupt Flag bit</li> <li>1 = TMR0 register has overflowed (must be cleared in software)</li> <li>0 = TMR0 register did not overflow</li> <li>INTOIF: INT0 External Interrupt Flag bit</li> <li>1 = The INT0 external interrupt occurred (must be cleared in software)</li> <li>0 = The INT0 external interrupt did not occur</li> <li>RBIF<sup>(2)</sup>: RB Port Change Interrupt Flag bit</li> <li>1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)</li> <li>0 = None of the RB7:RB4 pins have changed state</li> <li>Note 1: Maintain this bit cleared (= 0).</li> <li>2: A mismatch condition will continue to set this bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared.</li> </ul>	3	RBIE: RB P	ort Change In	terrupt Ena	ble bit							
<ul> <li>0 = Disables the RB port change interrupt</li> <li>TMR0IF: TMR0 Overflow Interrupt Flag bit</li> <li>1 = TMR0 register has overflowed (must be cleared in software)</li> <li>0 = TMR0 register did not overflow</li> <li>INT0IF: INT0 External Interrupt Flag bit</li> <li>1 = The INT0 external interrupt occurred (must be cleared in software)</li> <li>0 = The INT0 external interrupt did not occur</li> <li>RBIF<sup>(2)</sup>: RB Port Change Interrupt Flag bit</li> <li>1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)</li> <li>0 = None of the RB7:RB4 pins have changed state</li> <li>Note 1: Maintain this bit cleared (= 0).</li> <li>2: A mismatch condition will continue to set this bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared.</li> </ul>		1 = Enables	the RB port of	hange inter	rrupt							
<ul> <li>TMR0IF: TMR0 Overflow Interrupt Flag bit</li> <li>1 = TMR0 register has overflowed (must be cleared in software)</li> <li>0 = TMR0 register did not overflow</li> <li>INT0IF: INT0 External Interrupt Flag bit</li> <li>1 = The INT0 external interrupt occurred (must be cleared in software)</li> <li>0 = The INT0 external interrupt did not occur</li> <li>RBIF<sup>(2)</sup>: RB Port Change Interrupt Flag bit</li> <li>1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)</li> <li>0 = None of the RB7:RB4 pins have changed state</li> <li>Note 1: Maintain this bit cleared (= 0).</li> <li>2: A mismatch condition will continue to set this bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared.</li> </ul>		0 = Disables	s the RB port of	change inte	rrupt							
<ul> <li>1 = TMR0 register has overflowed (must be cleared in software)</li> <li>0 = TMR0 register did not overflow</li> <li>INT0IF: INT0 External Interrupt Flag bit</li> <li>1 = The INT0 external interrupt occurred (must be cleared in software)</li> <li>0 = The INT0 external interrupt did not occur</li> <li>RBIF<sup>(2)</sup>: RB Port Change Interrupt Flag bit</li> <li>1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)</li> <li>0 = None of the RB7:RB4 pins have changed state</li> <li>Note 1: Maintain this bit cleared (= 0).</li> <li>2: A mismatch condition will continue to set this bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared.</li> </ul>	<u>)</u>	TMROIF: TM	IR0 Overflow	Interrupt FI	ag bit		,					
<ul> <li>INTOIF: INTO External Interrupt Flag bit</li> <li>1 = The INTO external interrupt occurred (must be cleared in software)</li> <li>0 = The INTO external interrupt did not occur</li> <li>RBIF<sup>(2)</sup>: RB Port Change Interrupt Flag bit</li> <li>1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)</li> <li>0 = None of the RB7:RB4 pins have changed state</li> <li>Note 1: Maintain this bit cleared (= 0).</li> <li>2: A mismatch condition will continue to set this bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared.</li> </ul>		$\perp$ = TMR0 register has overflowed (must be cleared in software) $\alpha$ = TMR0 register did not overflow										
<ul> <li>1 = The INTO external interrupt occurred (must be cleared in software)</li> <li>0 = The INTO external interrupt did not occur</li> <li><b>RBIF<sup>(2)</sup>:</b> RB Port Change Interrupt Flag bit</li> <li>1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)</li> <li>0 = None of the RB7:RB4 pins have changed state</li> <li><b>Note 1:</b> Maintain this bit cleared (= 0).</li> <li><b>2:</b> A mismatch condition will continue to set this bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared.</li> </ul>		INTOIF: INT	0 External Inte	errupt Flag	bit							
<ul> <li>0 = The INT0 external interrupt did not occur</li> <li><b>RBIF<sup>(2)</sup>:</b> RB Port Change Interrupt Flag bit</li> <li>1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)</li> <li>0 = None of the RB7:RB4 pins have changed state</li> <li><b>Note 1:</b> Maintain this bit cleared (= 0).</li> <li><b>2:</b> A mismatch condition will continue to set this bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared.</li> </ul>		1 = The INT	0 external inte	errupt occur	rred (must be	e cleared in	software)					
<ul> <li>RBIF<sup>(2)</sup>: RB Port Change Interrupt Flag bit         <ol> <li>At least one of the RB7:RB4 pins changed state (must be cleared in software)</li> <li>None of the RB7:RB4 pins have changed state</li> </ol> </li> <li>Note 1: Maintain this bit cleared (= 0).</li> <li>2: A mismatch condition will continue to set this bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared.</li> </ul>		0 = The INT	0 external inte	errupt did no	ot occur							
<ol> <li>1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)</li> <li>0 = None of the RB7:RB4 pins have changed state</li> <li>Note 1: Maintain this bit cleared (= 0).</li> <li>2: A mismatch condition will continue to set this bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared.</li> </ol>		RBIF <sup>(2)</sup> : RB	Port Change	Interrupt Fl	ag bit							
<ul> <li>Note 1: Maintain this bit cleared (= 0).</li> <li>2: A mismatch condition will continue to set this bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared.</li> </ul>		1 = At least 0 = None of	the RR7.RR4	7:RB4 pins	changed sta	ate (must bi te	e cleared in	software)				
<ul><li>2: A mismatch condition will continue to set this bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared.</li></ul>		Note 1:	Maintain this h	pit cleared (	(= 0)							
mismatch condition and allow the bit to be cleared.		2.	$\Delta$ mismatch c		_ o). I continue to	sat this hit	Reading P		and the			
		<b>Z.</b> /	mismatch condition and allow the bit to be cleared.									

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

### 8.6 INT0 Interrupt

External interrupts on the RB0/INT0, RB1/INT1 and RB2/INT2 pins are edge triggered: either rising, if the corresponding INTEDGx bit is set in the INTCON2 register, or falling, if the INTEDGx bit is clear. When a valid edge appears on the RBx/INTx pin, the corresponding flag bit INTxF is set. This interrupt can be disabled by clearing the corresponding enable bit INTxE. Flag bit INTxF must be cleared in software in the Interrupt Service Routine before re-enabling the interrupt. All external interrupts (INT0, INT1 and INT2) can wake-up the processor from SLEEP, if bit INTxE was set prior to going into SLEEP. If the global interrupt enable bit GIE is set, the processor will branch to the interrupt vector following wake-up.

The INT0 interrupt is always configured as a high priority interrupt, and cannot be reconfigured. Interrupt priority for INT1 and INT2 is determined by the value contained in the interrupt priority bits, INT1IP (INTCON3<6>) and INT2IP (INTCON3<7>).

Because it is always configured as a high priority interrupt, INTO cannot be used in conjunction with the ProMPT kernel; it must always be disabled (INTCON<4> = 0). Failure to do this may result in erratic operation of the motor control.

## 8.7 TMR0 Interrupt

In 8-bit mode (which is the default), an overflow in the TMR0 register (FFh  $\rightarrow$  00h) will set flag bit TMR0IF. In 16-bit mode, an overflow in the TMR0H:TMR0L register pair (FFFh  $\rightarrow$  0000h) will set flag bit TMR0IF. The interrupt can be enabled or disabled by setting or clearing enable bit TMR0IE (INTCON<5>). Interrupt priority for Timer0 is determined by the value contained in the interrupt priority bit TMR0IP (INTCON2<2>). See Section 10.0 for further details on the Timer0 module.

## 8.8 PORTB Interrupt-on-Change

An input change on PORTB<7:4> sets flag bit RBIF (INTCON<0>). The interrupt can be enabled or disabled by setting or clearing the enable bit RBIE (INTCON<3>). Interrupt priority for PORTB interrupton-change is determined by the value contained in the interrupt priority bit RBIP (INTCON2<0>).

## 8.9 Context Saving During Interrupts

During an interrupt, the return PC value is saved on the stack. Additionally, the WREG, STATUS and BSR registers are saved on the fast return stack. If a fast return from interrupt is not used (see Section 4.3), the user may need to save the WREG, STATUS and BSR registers in software. Depending on the user's application, other registers may also need to be saved. Example 8-1 saves and restores the WREG, STATUS and BSR registers during an Interrupt Service Routine.

EXAMPLE 8-1:	SAVING STATUS,	WREG AND BSR	<b>REGISTERS IN RAM</b>
-			

MOVWF MOVFF MOVFF	W_TEMP STATUS, STATUS_TEMP BSR, BSR_TEMP	; W_TEMP is in virtual bank ; STATUS_TEMP located anywhere ; BSR located anywhere
; ; USER ;	ISR CODE	
MOVFF	BSR_TEMP, BSR	; Restore BSR
MOVF	W_TEMP, W	; Restore WREG
MOVFF	STATUS_TEMP, STATUS	; Restore STATUS

## 10.1 Timer0 Operation

Timer0 can operate as a timer or as a counter.

Timer mode is selected by clearing the T0CS bit. In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0L register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0L register.

Counter mode is selected by setting the T0CS bit. In Counter mode, Timer0 will increment, either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit (T0SE). Clearing the T0SE bit selects the rising edge. Restrictions on the external clock input are discussed below.

When an external clock input is used for Timer0, it must meet certain requirements. The requirements ensure the external clock can be synchronized with the internal phase clock (Tosc). Also, there is a delay in the actual incrementing of Timer0 after synchronization.

## 10.2 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module. The prescaler is not readable or writable.

The PSA and T0PS2:T0PS0 bits determine the prescaler assignment and prescale ratio.

Clearing bit PSA will assign the prescaler to the Timer0 module. When the prescaler is assigned to the Timer0 module, prescale values in power-of-2 increments, from 1:2 through 1:256, are selectable.

When assigned to the Timer0 module, all instructions writing to the TMR0L register (e.g., CLRF TMR0, MOVWF TMR0, BSF TMR0, etc.) will clear the prescaler count.

Note: Writing to TMR0L when the prescaler is assigned to Timer0 will clear the prescaler count, but will not change the prescaler assignment.

#### 10.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control; it can be changed "on-the-fly" during program execution.

## 10.3 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h in 8-bit mode, or FFFFh to 0000h in 16-bit mode. This overflow sets the TMR0IF bit. The interrupt can be masked by clearing the TMR0IE bit. The TMR0IE bit must be cleared in software by the Timer0 module Interrupt Service Routine before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from SLEEP, since the timer is shut-off during SLEEP.

## 10.4 16-bit Mode Timer Reads and Writes

TMR0H is not the high byte of the timer/counter in 16-bit mode, but is actually a buffered version of the high byte of Timer0 (see Figure 10-2). The high byte of the Timer0 counter/timer is not directly readable nor writable. TMR0H is updated with the contents of the high byte of Timer0 during a read of TMR0L. This provides the ability to read all 16 bits of Timer0 without having to verify that the read of the high and low byte were valid, due to a rollover between successive reads of the high and low byte.

A write to the high byte of Timer0 must also take place through the TMR0H buffer register. Timer0 high byte is updated with the contents of TMR0H when a write occurs to TMR0L. This allows all 16 bits of Timer0 to be updated at once.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on All Other RESETS
TMR0L	Timer0 Module Low Byte Register									uuuu uuuu
TMR0H	Timer0 Module High Byte Register								0000 0000	0000 0000
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	<b>INT0IF</b>	RBIF	x000 000x	0000 000u
T0CON	TMR0ON	TMROON T08BIT TOCS TOSE PSA TOPS2 TOPS1 TOPS0						T0PS0	1111 1111	1111 1111
TRISA	PORTA Data Direction Register								-111 1111	-111 1111

### TABLE 10-1: REGISTERS ASSOCIATED WITH TIMER0

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer0.

<sup>© 2002-2013</sup> Microchip Technology Inc.

#### 16.3.3 ENABLING SPI I/O

To enable the serial port, SSP Enable bit, SSPEN (SSPCON1<5>), must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, re-initialize the SSPCON registers, and then set the SSPEN bit. This configures the SDI, SDO, SCK, and SS pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed. That is:

- SDI is automatically controlled by the SPI module
- SDO must have TRISC<5> bit cleared
- SCK (Master mode) must have TRISC<3> bit cleared
- SCK (Slave mode) must have TRISC<3> bit set
- SS must have TRISC<4> bit set

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

### 16.3.4 TYPICAL CONNECTION

Figure 16-2 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both shift registers on their programmed clock edge, and latched on the opposite edge of the clock. Both processors should be programmed to the same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- Master sends data Slave sends dummy data
- Master sends data Slave sends data
- Master sends dummy data Slave sends data



#### FIGURE 16-2: SPI MASTER/SLAVE CONNECTION

## **REGISTER 16-4:** SSPCON1: MSSP CONTROL REGISTER 1 (I<sup>2</sup>C MODE)

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| WCOL  | SSPOV | SSPEN | CKP   | SSPM3 | SSPM2 | SSPM1 | SSPM0 |
| bit 7 |       |       |       |       |       |       | bit 0 |

- bit 7 WCOL: Write Collision Detect bit
  - In Master Transmit mode:
  - 1 = A write to the SSPBUF register was attempted while the I<sup>2</sup>C conditions were not valid for a transmission to be started (must be cleared in software)
  - 0 = No collision
  - In Slave Transmit mode:
  - 1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software)
  - $0 = No \ collision$
  - In Receive mode (Master or Slave modes):

This is a "don't care" bit

#### bit 6 SSPOV: Receive Overflow Indicator bit

In Receive mode:

- 1 = A byte is received while the SSPBUF register is still holding the previous byte (must be cleared in software)
- 0 = No overflow

In Transmit mode:

This is a "don't care" bit in Transmit mode

#### bit 5 SSPEN: Synchronous Serial Port Enable bit

- 1 = Enables the serial port and configures the SDA and SCL pins as the serial port pins
- 0 = Disables serial port and configures these pins as I/O port pins

Note: When enabled, the SDA and SCL pins must be properly configured as input or output.

- bit 4 **CKP:** SCK Release Control bit
  - In Slave mode:
  - 1 = Release clock
  - 0 = Holds clock low (clock stretch), used to ensure data setup time
  - In Master mode:

Unused in this mode

- bit 3-0 SSPM3:SSPM0: Synchronous Serial Port Mode Select bits
  - 1111 =  $I^2C$  Slave mode, 10-bit address with START and STOP bit interrupts enabled
  - $1110 = I^2C$  Slave mode, 7-bit address with START and STOP bit interrupts enabled
  - $1011 = I^2C$  Firmware Controlled Master mode (Slave IDLE)
  - $1000 = I^2C$  Master mode, clock = Fosc / (4 \* (SSPADD+1))
  - 0111 =  $I^2C$  Slave mode, 10-bit address
  - $0110 = I^2C$  Slave mode, 7-bit address
    - **Note:** Bit combinations not specifically listed here are either reserved, or implemented in SPI mode only.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

### 16.4.10 I<sup>2</sup>C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address, or the other half of a 10-bit address is accomplished by simply writing a value to the SSPBUF register. This action will set the buffer full flag bit, BF, and allow the baud rate generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted (see data hold time specification parameter 106). SCL is held low for one baud rate generator rollover count (TBRG). Data should be valid before SCL is released high (see data setup time specification parameter 107). When the SCL pin is released high, it is held that way for TBRG. The data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDA. This allows the slave device being addressed to respond with an ACK bit during the ninth bit time, if an address match occurred, or if data was received properly. The status of ACK is written into the ACKDT bit on the falling edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge status bit, ACKSTAT, is cleared. If not, the bit is set. After the ninth clock, the SSPIF bit is set and the master clock (baud rate generator) is suspended until the next data byte is loaded into the SSPBUF, leaving SCL low and SDA unchanged (Figure 16-21).

After the write to the SSPBUF, each bit of address will be shifted out on the falling edge of SCL until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will de-assert the SDA pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDA pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT status bit (SSPCON2<6>). Following the falling edge of the ninth clock transmission of the address, the SSPIF is set, the BF flag is cleared and the baud rate generator is turned off until another write to the SSPBUF takes place, holding SCL low and allowing SDA to float.

#### 16.4.10.1 BF Status Flag

In Transmit mode, the BF bit (SSPSTAT<0>) is set when the CPU writes to SSPBUF and is cleared when all 8 bits are shifted out.

#### 16.4.10.2 WCOL Status Flag

If the user writes the SSPBUF when a transmit is already in progress (i.e., SSPSR is still shifting out a data byte), the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

WCOL must be cleared in software.

### 16.4.10.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit (SSPCON2<6>) is cleared when the slave has sent an Acknowledge  $(\overline{ACK} = 0)$ , and is set when the slave does not Acknowledge  $(\overline{ACK} = 1)$ . A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

## 16.4.11 I<sup>2</sup>C MASTER MODE RECEPTION

Master mode reception is enabled by programming the receive enable bit, RCEN (SSPCON2<3>).

Note: In the MSSP module, the RCEN bit must be set after the ACK sequence or the RCEN bit will be disregarded.

The baud rate generator begins counting, and on each rollover, the state of the SCL pin changes (high to low/ low to high) and data is shifted into the SSPSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPSR are loaded into the SSPBUF, the BF flag bit is set, the SSPIF flag bit is set and the baud rate generator is suspended from counting, holding SCL low. The MSSP is now in IDLE state, awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception, by setting the Acknowledge sequence enable bit. ACKEN (SSPCON2<4>).

#### 16.4.11.1 BF Status Flag

In receive operation, the BF bit is set when an address or data byte is loaded into SSPBUF from SSPSR. It is cleared when the SSPBUF register is read.

#### 16.4.11.2 SSPOV Status Flag

In receive operation, the SSPOV bit is set when 8 bits are received into the SSPSR and the BF flag bit is already set from a previous reception.

#### 16.4.11.3 WCOL Status Flag

If the user writes the SSPBUF when a receive is already in progress (i.e., SSPSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

## 17.0 ADDRESSABLE UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (USART)

The Universal Synchronous Asynchronous Receiver Transmitter (USART) module is one of the two serial I/O modules. (USART is also known as a Serial Communications Interface or SCI.) The USART can be configured as a full-duplex asynchronous system that can communicate with peripheral devices, such as CRT terminals and personal computers, or it can be configured as a half-duplex synchronous system that can communicate with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs, etc.

The USART can be configured in the following modes:

- Asynchronous (full-duplex)
- Synchronous Master (half-duplex)
- Synchronous Slave (half-duplex)

In order to configure pins RC6/TX/CK and RC7/RX/DT as the Universal Synchronous Asynchronous Receiver Transmitter:

- bit SPEN (RCSTA<7>) must be set (= 1),
- bit TRISC<6> must be cleared (= 0), and
- bit TRISC<7> must be set (= 1).

Register 17-1 shows the Transmit Status and Control Register (TXSTA) and Register 17-2 shows the Receive Status and Control Register (RCSTA).

	R	R	R	R	R	R	R	R
	DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0
	bit 7							bit
bit 7-5	DEV2:DEV0	: Device I	D bits					
	000 <b>= PIC18</b>	3F2539						
	001 = PIC18	3F4539 8F2430						
	100 = FIC18	3F4439						
bit 4-0	REV4:REV0	: Revision	ID bits					
	These bits a	re used to	indicate the	device revisi	on.			
	Logondi							
	D Doodobl	la hit		ommoble bit		malamantad	hit road oo	·0'
	R = Readabl		P = Plogia		0 = 000	npiemenieu	DIL, Tead as	0
	- n = Value v	vhen devid	e is unprogr	ammed	u = Uncl	nanged from	n programme	ed state

## RE

## REGISTER 20-12: DEVID2: DEVICE ID REGISTER 2 FOR PIC18FXX39 (BYTE ADDRESS 3FFFFFh)

R	R	R	R	R	R	R	R
DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3
bit 7							bit 0

#### bit 7-0 DEV10:DEV3: Device ID bits These bits are used with the DEV2:DEV0 bits in the Device ID Register 1 to identify the part number.

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
- n = Value when device	e is unprogrammed	u = Unchanged from programmed state

#### TABLE 21-2: PIC18FXXX INSTRUCTION SET (CONTINUED)

Mnemonic, Description		Description	Qualas	16	-Bit Inst	truction	Status	Notos	
		Description	Cycles	MSb			LSb	Affected	Notes
LITERAL OPERATIONS									
ADDLW	k	Add literal and WREG	1	0000	1111	kkkk	kkkk	C, DC, Z, OV, N	
ANDLW	k	AND literal with WREG	1	0000	1011	kkkk	kkkk	Z, N	
IORLW	k	Inclusive OR literal with WREG	1	0000	1001	kkkk	kkkk	Z, N	
LFSR	f, k	Move literal (12-bit) 2nd word	2	1110	1110	00ff	kkkk	None	
		to FSRx 1st word		1111	0000	kkkk	kkkk		
MOVLB	k	Move literal to BSR<3:0>	1	0000	0001	0000	kkkk	None	
MOVLW	k	Move literal to WREG	1	0000	1110	kkkk	kkkk	None	
MULLW	k	Multiply literal with WREG	1	0000	1101	kkkk	kkkk	None	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
SUBLW	k	Subtract WREG from literal	1	0000	1000	kkkk	kkkk	C, DC, Z, OV, N	
XORLW	k	Exclusive OR literal with WREG	1	0000	1010	kkkk	kkkk	Z, N	
DATA ME	$MORY \leftrightarrow$	PROGRAM MEMORY OPERATION	S						
TBLRD*		Table Read	2	0000	0000	0000	1000	None	
TBLRD*+		Table Read with post-increment		0000	0000	0000	1001	None	
TBLRD*-		Table Read with post-decrement		0000	0000	0000	1010	None	
TBLRD+*		Table Read with pre-increment		0000	0000	0000	1011	None	
TBLWT*		Table Write	2 (5)	0000	0000	0000	1100	None	
TBLWT*+		Table Write with post-increment		0000	0000	0000	1101	None	
TBLWT*-		Table Write with post-decrement		0000	0000	0000	1110	None	
TBLWT+*		Table Write with pre-increment		0000	0000	0000	1111	None	

**Note** 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

**3:** If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are 2-word instructions. The second word of these instructions will be executed as a NOP, unless the first word of the instruction retrieves the information embedded in these 16-bits. This ensures that all program memory locations have a valid instruction.

5: If the Table Write starts the write cycle to internal memory, the write will continue until terminated.

GOT	GOTO Unconditional Branch							
Synt	ax:	[ label ]	GOTO	k				
Ope	rands:	$0 \leq k \leq 1048575$						
Ope	ration:	$k \rightarrow PC < c$	20:1>					
Statu	us Affected:	None						
Encoding: 1st word (k<7:0>) 2nd word(k<19:8>)		1110 ) 1111	1111 k <sub>19</sub> kkk	k <sub>7</sub> kk kkk	ck k	kkkk <sub>0</sub> kkkk <sub>8</sub>		
Description: GOTO allows an unconditional branch anywhere within entire 2 Mbyte memory range. The 20 value 'k' is loaded into PC<20:1: GOTO is always a two-cycle instruction.					nai tire ne 20-bit 20:1>.			
Wor	ds:	2						
Cycl	es:	2						
QC	ycle Activity:							
	Q1	Q2	Q	3		Q4		
	Decode	Read literal 'k'<7:0>,	No operat	ion	Rea 'k'<	ad literal <19:8>, to to PC		

Decode	Read literal 'k'<7:0>,	No operation	Read literal 'k'<19:8>, Write to PC	
No	No	No	No	
operation	operation	operation	operation	

Example: GOTO THERE

After Instruction

PC = Address (THERE)

INCF	Incremer	nt f		
Syntax:	[ label ]	INCF 1	f [,d [,a]	
Operands:	0 ≤ f ≤ 25 d ∈ [0,1] a ∈ [0,1]	5		
Operation:	(f) + 1 $\rightarrow$	dest		
Status Affected:	C, DC, N	I, OV, Z		
Encoding:	0010	10da	ffff	ffff
	incremen placed in placed ba If 'a' is 0, selected, If 'a' = 1, selected a (default).	ted. If 'd' W. If 'd' i ack in reg the Acce overridin then the as per th	is 0, the is 1, the gister 'f' ( ess Bank ng the BS bank wi e BSR v	e result is result is (default). < will be SR value. Il be value
Words:	1			
Cycles:	1			
Q Cycle Activity	/:			
Q1	Q2	Q3	6	Q4
Decode	Read register 'f'	Proce Data	ss \ a de	Write to estination
Example:	INCF	CNT,	1, 0	
Before Instr CNT Z C DC	uction = 0xFF = 0 = ? = ?			
After Instruc CNT Z	tion = 0x00 = 1			

SUBWFB Subtract W from f with Borrow								
Synt	tax:	[ <i>label</i> ] SUBWFB f[,d[,a]						
Ope	rands:	$0 \le f \le 25$ $d \in [0,1]$ $a \in [0,1]$	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
Ope	ration:	(f) – (W)	$-(\overline{C}) \rightarrow dest$					
Stat	us Affected:	N, OV, C	, DC, Z					
Enc	oding:	0101	10da fff	f ffff				
Des	cription:	Subtract row) from method). in W. If 'd back in re the Acces overriding then the l the BSR	W and the carry n register 'f' (2's If 'd' is 0, the result egister 'f' (defau ss Bank will be g the BSR value bank will be selo value (default).	/ flag (bor- complement sult is stored is stored lt). If 'a' is 0, selected, e. If 'a' is 1, ected as per				
Wor	ds:	1						
Cycl	es:	1						
QC	Cycle Activity:	:						
	Q1	Q2	Q3	Q4				
	Decode	Read register 'f'	Process Data	Write to destination				
Exa	<u>mple 1</u> :	SUBWFB	REG, 1, 0					
	Before Instru REG W	uction = 0x19 = 0x0D - 1	(0001 100 (0000 110	01) 01)				
	After Instruct	tion						
	REG	= 0x0C	(0000 101	.1)				
	Ĕ	= 1	(0000 110	(1)				
	Z N	= 0 = 0	; result is po	sitive				
Exa	<u>mple 2</u> :	SUBWFB	REG, 0, 0					
	Before Instru	uction						
	REG	= 0x1B	(0001 101	.1)				
	C After Instruct	= 0.1A = 0 tion	(0001 101	.0)				
	REG W C	= 0x1B = 0x00 = 1	(0001 101	.1)				
	Ň	= 0	, 10301113 20	10				
Exa	<u>mple 3:</u>	SUBWFB	REG, 1, 0					
	Before Instru REG	uction = $0x03$	(0000 001	1)				
	W	= 0x0E	(0000 110	)1)				
	C After Instruct	= 1 tion						
	REG	= 0xF5	(1111 010 ; <b>[2's comp]</b>	00)				
	W C	= 0x0E = 0	(0000 110	)1)				
	Z N	= 0 = 1	; result is ne	gative				

	Swap f							
Syntax:	[label] S	SWAPF f[,d	l [,a]					
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5						
Operation:	(f<3:0>) → dest<7:4>, (f<7:4>) → dest<3:0>							
Status Affected:	None							
Encoding:	0011	10da ffi	ff ffff					
Description:	n: The upper and lower nibbles of reg ister 'f' are exchanged. If 'd' is 0, the result is placed in W. If 'd' is 1, the result is placed in register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, then the bank will be selected as per the BSR value (default).							
Words:	1							
Cycles:	1							
Q Cycle Activity:								
Q1	Q2	Q3	Q4					
Decode	Read	Process	Write to					
	register 'f'	Data	destination					
Example: Before Instru REG After Instructi REG	register T SWAPF F ction = 0x53 ion = 0x35	Data	destination					

## 23.0 ELECTRICAL CHARACTERISTICS

#### Absolute Maximum Ratings (†)

Ambient temperature under bias	55°C to +125°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD, MCLR, and RA4)	-0.3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss	0.3V to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0V to +13.25V
Voltage on RA4 with respect to Vss	0V to +8.5V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin	
Maximum current into VDD pin	250 mA
Input clamp current, IıK (Vı < 0 or Vı > VDD)	±20 mA
Output clamp current, Ioк (Vo < 0 or Vo > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	
Maximum current sunk by PORTA, PORTB, and PORTE (Note 3) (combined)	
Maximum current sourced by PORTA, PORTB, and PORTE (Note 3) (combined)	
Maximum current sunk by PORTC and PORTD (Note 3) (combined)	
Maximum current sourced by PORTC and PORTD (Note 3) (combined)	
Note A. Device discipation is calculated as follows:	

- Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD -  $\sum$  IOH} +  $\sum$  {(VDD-VOH) x IOH} +  $\sum$ (VOI x IOL)
  - **2:** Voltage spikes below Vss at the MCLR/VPP pin, inducing currents greater than 80 mA, may cause latchup. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR/VPP pin, rather than pulling this pin directly to Vss.
  - **3:** PORTD and PORTE not available on the PIC18F2X39 devices.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.





## TABLE 23-6: CLKO AND I/O TIMING REQUIREMENTS

Param. No.	Symbol	Characteristic		Min	Тур	Мах	Units	Conditions
10	TosH2ckL	OSC1↑ to CLKO↓		—	75	200	ns	(Note 1)
11	TosH2ckH	OSC1↑ to CLKO↑		—	75	200	ns	(Note 1)
12	TckR	CLKO rise time		—	35	100	ns	(Note 1)
13	TckF	CLKO fall time		—	35	100	ns	(Note 1)
14	TckL2ioV	CLKO↓ to Port out valid		_	—	0.5 Tcy + 20	ns	(Note 1)
15	TioV2ckH	Port in valid before CLKO $\uparrow$		0.25 Tcy + 25		_	ns	(Note 1)
16	TckH2iol	Port in hold after CLKO ↑		0		_	ns	(Note 1)
17	TosH2ioV	OSC1↑ (Q1 cycle) to Port out valid		—	50	150	ns	
18	TosH2iol	OSC1 <sup>↑</sup> (Q2 cycle) to Port	PIC18FXXXX	100		_	ns	
18A		input invalid (I/O in hold time)	PIC18LFXXXX	200	_		ns	
19	TioV2osH	Port input valid to OSC1 <sup>↑</sup> (I/C	in setup time)	0	_	_	ns	
20	TioR	Port output rise time	PIC18FXXXX	—	10	25	ns	
20A			PIC18LFXXXX	—	—	60	ns	Vdd = 2V
21	TioF	Port output fall time	PIC18FXXXX	—	10	25	ns	
21A			PIC18LFXXXX	—	—	60	ns	Vdd = 2V
22††	TINP	INT pin high or low time		Тсү	_	—	ns	
23††	Trbp	RB7:RB4 change INT high o	or low time	Тсү	_	—	ns	
24††	TRCP	RC7:RC4 change INT high c	or low time	20			ns	

these parameters are asynchronous events not related to any internal clock edges.

**Note 1:** Measurements are taken in RC mode, where CLKO output is 4 x Tosc.

## FIGURE 23-10: PWM TIMINGS (PWM1 AND PWM2)



## TABLE 23-9: PWM TIMING REQUIREMENTS (PWM1 AND PWM2)

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
53	TccR	PWMx Output Rise Time	PIC18FXXXX	_	25	ns	
			PIC18LFXXXX	—	60	ns	VDD = 2V
54	TccF	PWMx Output Fall Time	PIC18FXXXX		25	ns	
			PIC18LFXXXX	_	60	ns	VDD = 2V