



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	I²C, IrDA, LINbus, SPI, UART/USART
Peripherals	DMA, I ² S, POR, PWM, WDT
Number of I/O	9
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	A/D 8x12b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	32-UFQFN Exposed Pad
Supplier Device Package	32-UFQFPN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f318k8u7

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

List of figures

Figure 1.	STM32F318x8 block diagram	11
Figure 2.	Clock tree	17
Figure 3.	Infrared transmitter	29
Figure 4.	STM32F318x8 UFQFPN32 pinout	31
Figure 5.	STM32F318x8 LQFP48 pinout	. 32
Figure 6.	STM32F318x8 WLCSP49 ballout (bottom view)	33
Figure 7.	STM32F318x8 memory mapping	45
Figure 8.	Pin loading conditions	48
Figure 9.	Pin input voltage	. 48
Figure 10.	Power supply scheme.	. 49
Figure 11.	Current consumption measurement scheme	50
Figure 12.	Typical V _{PAT} current consumption (I SE and RTC ON/I SEDRV[1:0] = '00')	59
Figure 13.	High-speed external clock source AC timing diagram	. 67
Figure 14	I ow-speed external clock source AC timing diagram	68
Figure 15	Typical application with an 8 MHz crystal	70
Figure 16	Typical application with a 32 768 kHz crystal	72
Figure 17	HSI oscillator accuracy characterization results for soldered parts	73
Figure 18	TC and TTa I/O input characteristics	80
Figure 19	Five volt tolerant (FT and FTf) I/O input characteristics	. 00
Figure 20	I/O AC characteristics definition	83
Figure 21	Recommended NRST nin protection	. 00
Figure 22	SPI timing diagram - slave mode and CPHA = 0	. 04 89
Figure 23	SPI timing diagram - slave mode and CPHA = $1^{(1)}$. 00 80
Figure 24	SPI timing diagram - master mode $^{(1)}$	00 00
Figure 24.	J^2 S slave timing diagram (Philing protocol) ⁽¹⁾	02
Figure 26	I^2 S master timing diagram (Philing protocol) ⁽¹⁾	02
Figure 27	ADC typical current consumption in single-ended and differential modes	94
Figure 28	ADC accuracy characteristics	100
Figure 20	Typical connection diagram using the ADC	100
Figure 30	12-bit buffered /non-buffered DAC	102
Figure 31	Maximum V _{DEFINIT} scaler startup time from power down	102
Figure 32	$\square \square $	100
Figure 33	WI CSP49 - 49-nin 3 417 x 3 151 mm 0.4 mm nitch wafer level chin scale	100
rigure oo.	nackane outline	100
Figure 34	WI CSP/Q $_{-}$ /Q nin 3 /17 x 3 151 mm 0 / mm nitch wafer level chin scale	103
i igule 54.	nackage recommended footprint	110
Figure 35	WI CSP/9 marking example (package top view)	111
Figure 36	I OED48 48 pin 7 x 7 mm low profile guad flat package outline	112
Figure 37	LOEP48 48 pin 7 x 7 mm low profile guad flat package	112
Figure 57.	recommended feeturint	111
Eiguro 38	I OED48 marking example (package top view)	115
Figure 30.	LECEDN22 22 pin 5x5 mm 0.5 mm pitch ultra thin fing pitch auad flat	. 115
i igule 39.	or grienioz - oz-pin, oxo min, o.o min pitor utra triin ine pitor quau nat nackade outline	116
Figure 40	UECEDN32 32 pin 555 mm 0.5 mm nitch ultra thin fing nitch augd flat	110
i iyule 40.	or grienioz - oz-pin, oxo min, o.o min pitor utra triin ine pitor quau nat	117
Eigure 44	UECEDN22 marking example (peekage ten view)	110
Figure 41.	UF&FFN32 marking example (package lop view)	. 110



3 Functional overview

3.1 ARM[®] Cortex[®]-M4 core with FPU, embedded Flash and SRAM

The ARM[®] Cortex[®]-M4 processor with FPU is the latest generation of ARM processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.

The ARM[®] Cortex[®]-M4 32-bit RISC processor with FPU features exceptional codeefficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The processor supports a set of DSP instructions which allow efficient signal processing and complex algorithm execution. Its single-precision FPU speeds up software development by using metalanguage development tools while avoiding saturation.

With its embedded ARM core, the STM32F318x8 family is compatible with all ARM tools and software.

Figure 1 shows the general block diagram of the STM32F318x8 family devices.

3.2 Memories

3.2.1 Embedded Flash memory

All STM32F318x8 devices feature 64 Kbyte of embedded Flash memory available for storing programs and data. The Flash memory access time is adjusted to the CPU clock frequency (0 wait state from 0 to 24 MHz, 1 wait state from 24 to 48 MHz and 2 wait states above).

3.2.2 Embedded SRAM

STM32F318x8 devices feature 16 Kbyte of embedded SRAM.

3.3 Boot modes

At startup, BOOT0 pin and BOOT1 option bit are used to select one of three boot options:

- Boot from user Flash
- Boot from system memory
- Boot from embedded SRAM

The boot loader is located in system memory. It is used to reprogram the Flash memory by using USART1 (PA9/PA10) or USART2 (PA2/Pa3) or I2C1 (PB6/PB7) or I2C3 (PA8, PB5).



3.5.3 Low-power modes

The STM32F318x8 supports three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

• Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

• Stop mode

Stop mode achieves the lowest power consumption while retaining the content of SRAM and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled.

The device can be woken up from Stop mode by any of the EXTI line. The EXTI line source can be one of the 16 external lines, the PVD output, the RTC alarm, COMPx, I2C or USARTx.

Note: The RTC, the IWDG, and the corresponding clock sources are not stopped by entering Stop.

3.6 Interconnect matrix

Several peripherals have direct connections between them. This allows autonomous communication between peripherals, saving CPU resources thus power supply consumption. In addition, these hardware connections allow fast and predictable latency.

Interconnect source	Interconnect destination	Interconnect action		
	TIMx	Timers synchronization or chaining		
TIMx	ADC1 DAC1	Conversion triggers		
	DMA	Memory to memory transfer trigger		
	Compx	Comparator output blanking		
COMPx	TIMx	Timer input: OCREF_CLR input, input capture		
ADC1	TIM1	Timer triggered by analog watchdog		
GPIO RTCCLK HSE/32 MC0	TIM16	Clock source used as input channel for HSI and LSI calibration		
CSS CPU (hard fault) COMPx PVD GPIO	TIM1 TIM15, 16, 17	Timer break		

 Table 3. STM32F318x8 peripheral interconnect matrix



3.11.3 V_{BAT} battery voltage monitoring

This embedded hardware feature allows the application to measure the V_{BAT} battery voltage using the internal ADC channel ADC1_IN17. As the V_{BAT} voltage may be higher than V_{DDA}, and thus outside the ADC input range, the V_{BAT} pin is internally connected to a bridge divider by 2. As a consequence, the converted digital value is half the V_{BAT} voltage.

3.12 Digital-to-analog converter (DAC)

One 12-bit buffered DAC channel (DAC1_OUT1) can be used to convert digital signals into analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in inverting configuration.

This digital interface supports the following features:

- One DAC output channel
- 8-bit or 12-bit monotonic output
- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation
- Triangular-wave generation
- DMA capability
- External triggers for conversion

3.13 Operational amplifier (OPAMP)

The STM32F318x8 devices embed one operational amplifier with external or internal follower routing and PGA capability (or even amplifier and filter capability with external components). When the operational amplifier is selected, an external ADC channel is used to enable output measurement.

The operational amplifier features:

- 8.2 MHz bandwidth
- 0.5 mA output capability
- Rail-to-rail input/output
- In PGA mode, the gain can be programmed to be 2, 4, 8 or 16.



Group	Capacitive sensing signal name	Pin name
	TSC_G1_IO1	PA0
1	TSC_G1_IO2	PA1
I	TSC_G1_IO3	PA2
	TSC_G1_IO4	PA3
	TSC_G2_IO1	PA4
2	TSC_G2_IO2	PA5
2	TSC_G2_IO3	PA6
	TSC_G2_IO4	PA7
3	TSC_G3_IO2	PB0
5	TSC_G3_IO3	PB1
	TSC_G4_IO1	PA9
1	TSC_G4_IO2	PA10
4	TSC_G4_IO3	PA13
	TSC_G4_IO4	PA14
	TSC_G5_IO1	PB3
5	TSC_G5_I02	PB4
5	TSC_G5_IO3	PB6
	TSC_G5_IO4	PB7
	TSC_G6_IO1	PB11
6	TSC_G6_IO2	PB12
U	TSC_G6_IO3	PB13
	TSC_G6_IO4	PB14

Table 9. Capacitive sensing	I GPIOs available on	STM32F318x8 devices

Table 10. No. of capacitive sensing channels available on STM32F318x8 devices

Analog VO group	Number of capacitive sensing channels			
	STM32F318C8	STM32F318K8		
G1	3	3		
G2	3	3		
G3	2	1		
G4	3	3		
G5	3	3		
G6	3	0		
Number of capacitive sensing channels	17	13		



3.21 Infrared transmitter

The STM32F318x8 devices provide an infrared transmitter solution. The solution is based on internal connections between TIM16 and TIM17 as shown in the figure below.

TIM17 is used to provide the carrier frequency and TIM16 provides the main signal to be sent. The infrared output signal is available on PB9 or PA13.

To generate the infrared remote control signals, TIM16 channel 1 and TIM17 channel 1 must be properly configured to generate correct waveforms. All standard IR pulse modulation modes can be obtained by programming the two timers output compare channels.



Figure 3. Infrared transmitter



3.22 Development support

3.22.1 Serial wire JTAG debug port (SWJ-DP)

The ARM SWJ-DP Interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

The JTAG TMS and TCK pins are shared respectively with SWDIO and SWCLK and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.



5 Memory mapping



Figure 7. STM32F318x8 memory mapping



DocID026294 Rev 5

6.1.6 Power supply scheme



Figure 10. Power supply scheme

Caution: Each power supply pair (for example V_{DD}/V_{SS}, V_{DDA}/V_{SSA}) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below the appropriate pins on the underside of the PCB to ensure the good functionality of the device.



6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 17: Voltage characteristics*, *Table 18: Current characteristics*, and *Table 19: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Symbol	Ratings	Min	Мах	Unit	
V _{DD} -V _{SS}	External main supply voltage (including V_{DD} and $V_{\text{BAT}})$	-0.3	1.95	V	
V _{DDA} -V _{SS}	External main supply voltage	-0.3	4.0	V	
V _{DD} –V _{DDA}	Allowed voltage difference for $V_{DD} > V_{DDA}$	-	0.4	V	
	Input voltage on FT and FTf pins	V _{SS} -0.3	V _{DD} + 4.0		
V _{IN} ⁽²⁾	Input voltage on TTa and TT pins	V _{SS} - 0.3	4.0		
	Input voltage on POR pin	V _{SS} - 0.3	V _{DDA} + 4.0	V	
	Input voltage on any other pin	V _{SS} - 0.3	4.0		
	Input voltage on Boot0 pin	0	9		
ΔV _{DDx}	Variations between different V _{DD} power pins	-	50	m\/	
$ V_{SSX} - V_{SS} $	Variations between all the different ground pins	-	50	111V	
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	see Section 6.3.11: Electrical sensitivity characteristics		V	

Table 17	. Voltage	characteristics ⁽¹⁾
----------	-----------	--------------------------------

All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range. The following relationship must be respected between V_{DDA} and V_{DD}: V_{DDA} must power on before or at the same time as V_{DD} in the power up sequence. V_{DDA} must be greater than or equal to V_{DD}.

2. V_{IN} maximum must always be respected. Refer to *Table 18: Current characteristics* for the maximum allowed injected current values.





Figure 16. Typical application with a 32.768 kHz crystal

Note: An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden to add one.





Figure 22. SPI timing diagram - slave mode and CPHA = 0





1. Measurement points are done at $0.5V_{DD}$ and with external C_L = 30 pF.



Symbol	Parameter	Conditions	Min	Max	Unit
t _{v(WS)}	WS valid time	Master mode	-	20	
t _{h(WS)}	WS hold time	Master mode	2	-	
t _{su(WS)}	WS setup time	Slave mode	0	-	
t _{h(WS)}	WS hold time	Slave mode	4	-	
t _{su(SD_MR)}	Data input actur time	Master receiver	1	-	
t _{su(SD_SR)}	Data input setup time	Slave receiver	1	-	
t _{h(SD_MR)}	Data input hold time	Master receiver	8	-	ns
t _{h(SD_SR)}		Slave receiver	2.5	-	
t _{v(SD_ST)}		Slave transmitter (after enable edge)	-	50	
t _{v(SD_MT)}	Data output valid time	Master transmitter (after enable edge)	-	22	
t _{h(SD_ST)}		Slave transmitter (after enable edge)	8	-	
t _{h(SD_MT)}	Data output hold time	Master transmitter (after enable edge)	1	-	

Table 58. I2S characteristics⁽¹⁾ (continued)

1. Data based on characterization results, not tested in production.

2. 256xFs maximum is 36 MHz (APB1 Maximum frequency)

Note: Refer to RM0366 Reference Manual I2S Section for more details about the sampling frequency (Fs), fMCK, fCK, DCK values reflect only the digital peripheral behavior, source clock precision might slightly change the values DCK depends mainly on ODD bit value. Digital contribution leads to a min of (I2SDIV/(2*I2SDIV+ODD) and a max (I2SDIV+ODD)/(2*I2SDIV+ODD) and Fs max supported for each mode/condition.



STM32F318C8 STM32F318K8

	Sampling	ing Sampling		R _{AIN} max (kΩ)		
Resolution	cycle @ 72 MHz	time [ns] @ 72 MHz	Fast channels ⁽²⁾	Slow channels	Other channels ⁽³⁾	
	1.5	20.83	0.018	NA	NA	
	2.5	34.72	0.150	NA	0.022	
	4.5	62.50	0.470	0.220	0.180	
	7.5	104.17	0.820	0.560	0.470	
12 DIts	19.5	270.83	2.70	1.80	1.50	
	61.5	854.17	8.20	6.80	4.70	
	181.5	2520.83	22.0	18.0	15.0	
	601.5	8354.17	82.0	68.0	47.0	
	1.5	20.83	0.082	NA	NA	
	2.5	34.72	0.270	0.082	0.100	
	4.5	62.50	0.560	0.390	0.330	
40 54-	7.5	104.17	1.20	0.82	0.68	
10 bits	19.5	270.83	3.30	2.70	2.20	
	61.5	854.17	10.0	8.2	6.8	
	181.5	2520.83	33.0	27.0	22.0	
	601.5	8354.17	100.0	82.0	68.0	
	1.5	20.83	0.150	NA	0.039	
	2.5	34.72	0.390	0.180	0.180	
	4.5	62.50	0.820	0.560	0.470	
9 hito	7.5	104.17	1.50	1.20	1.00	
o Dits	19.5	270.83	3.90	3.30	2.70	
	61.5	854.17	12.00	12.00	8.20	
	181.5	2520.83	39.00	9.00 33.00		
	601.5	8354.17	100.00	100.00	82.00	
	1.5	20.83	0.270	0.100	0.150	
	2.5	34.72	0.560	0.390	0.330	
	4.5	62.50	1.200	0.820	0.820	
6 hito	7.5	104.17	2.20	1.80	1.50	
	19.5	270.83	5.60	4.70	3.90	
	61.5	854.17	18.0	15.0	12.0	
	181.5	2520.83	56.0	47.0	39.0	
	601.5	8354.17	100.00	100.0	100.0	

Table 60. Maximum ADC R_{AIN} ⁽¹⁾

1. Data based on characterization results, not tested in production.

2. All fast channels, expect channel on PA6.



Symbol	Parameter	Condition	Min	Тур	Max	Unit
	Non-investing agin value		-	2	-	
			-	4	-	
T GA gain		-	-	8	-	-
			-	16	-	
		Gain=2	-	5.4/5.4	-	
В	R2/R1 internal resistance values in	Gain=4	-	16.2/5.4	-	kO
Rnetwork	PGA mode ⁽²⁾	Gain=8	-	37.8/5.4	-	K22
		Gain=16	-	40.5/2.7	-	
PGA gain error	PGA gain error	-	-1%	-	1%	%
I _{bias}	OPAMP input bias current	-	-	-	±0.2 ⁽³⁾	μA
	PGA bandwidth for different non inverting gain	PGA Gain = 2, Cload = 50pF, Rload = 4 K Ω	-	4	-	MHz
		PGA Gain = 4, Cload = 50pF, Rload = 4 K Ω	-	2	-	
PGA BW		PGA Gain = 8, Cload = 50pF, Rload = 4 K Ω	-	1	-	
		PGA Gain = 16, Cload = 50pF, Rload = 4 K Ω	-	0.5	-	
V _n	Voltage noise density	@ 1KHz, Output loaded with 4 KΩ	-	109	-	
		@ 10KHz, Output loaded with 4 KΩ	-	43	-	$\frac{nV}{\sqrt{Hz}}$

Table 66. Operational amplifier characteristics⁽¹⁾ (continued)

1. Guaranteed by design, not tested in production.

 R2 is the internal resistance between OPAMP output and OPAMP inverting input. R1 is the internal resistance between OPAMP inverting input and ground. The PGA gain =1+R2/R1

3. Mostly TTa I/O leakage, when used in analog mode.





Figure 32. OPAMP Voltage Noise versus Frequency



6.3.22 Temperature sensor characteristics

Symbol	Parameter	Min	Тур	Max	Unit
$T_L^{(1)}$	V _{SENSE} linearity with temperature	-	±1	±2	°C
Avg_Slope ⁽¹⁾	Average slope	4.0	4.3	4.6	mV/°C
V ₂₅	Voltage at 25 °C	1.34	1.43	1.52	V
t _{START} ⁽¹⁾	Startup time	4	-	10	μs
T _{S_temp} ⁽¹⁾⁽²⁾	ADC sampling time when reading the temperature	2.2	-	-	μs

Table 67. TS characteristics

1. Guaranteed by design, not tested in production.

2. Shortest sampling time can be determined in the application by multiple iterations.

Calibration value name	Description	Memory address	
TS_CAL1	TS ADC raw data acquired at temperature of 30 °C, V _{DDA} = 3.3 V	0x1FFF F7B8 - 0x1FFF F7B9	
TS_CAL2	TS ADC raw data acquired at temperature of 110 °C V _{DDA} = 3.3 V	0x1FFF F7C2 - 0x1FFF F7C3	

Table 68. Temperature se	nsor calibration values
--------------------------	-------------------------

6.3.23 V_{BAT} monitoring characteristics

Symbol	Parameter		Тур	Мах	Unit
R	Resistor bridge for V _{BAT}	-	50	-	KΩ
Q	Ratio on V _{BAT} measurement	-	2	-	
Er ⁽¹⁾	Error on Q	-1	-	+1	%
T _{S_vbat} ⁽¹⁾⁽²⁾	ADC sampling time when reading the V _{BAT} 1mV accuracy	2.2	-	-	μs

Table 69. V_{BAT} monitoring characteristics

1. Guaranteed by design, not tested in production.

2. Shortest sampling time can be determined in the application by multiple iterations.



7.1 WLCSP49 package information



Figure 33. WLCSP49 - 49-pin, 3.417 x 3.151 mm, 0.4 mm pitch wafer level chip scale package outline

1. Drawing is not to scale.



Symbol	millimeters		inches ⁽¹⁾			
	Min	Тур	Мах	Min	Тур	Мах
А	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
с	0.090	-	0.200	0.0035	-	0.0079
D	8.800	9.000	9.200	0.3465	0.3543	0.3622
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835
D3	-	5.500	-	-	0.2165	-
E	8.800	9.000	9.200	0.3465	0.3543	0.3622
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E3	-	5.500	-	-	0.2165	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
CCC	-	-	0.080	-	-	0.0031

Table 72. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat packagemechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.



7.3 UFQFPN32 package information





1. Drawing is not to scale.

