

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details


E·XFI

Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	60 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, QEI, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	51
Program Memory Size	256KB (85.5K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	12K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 24x10/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-VQFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep256mu806-e-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong








FIGURE 4-5: DATA MEMORY MAP FOR dsPIC33EP256MU806/810/814 DEVICES WITH 28-KBYTE RAM

TABLE 4-25: ADC1 and ADC2 REGISTER MAP (CONTINUED)

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC2BUF9	0352								ADCx Data E	Buffer 9								XXXX
ADC2BUFA	0354								ADCx Data B	uffer 10								XXXX
ADC2BUFB	0356								ADCx Data B	uffer 11								XXXX
ADC2BUFC	0358		ADCx Data Buffer 12									XXXX						
ADC2BUFD	035A		ADCx Data Buffer 13									XXXX						
ADC2BUFE	035C		ADCx Data Buffer 14								XXXX							
ADC2BUFF	035E								ADCx Data B	uffer 15								XXXX
AD2CON1	0360	ADON	_	ADSIDL	ADDMABM	—		FOR	M<1:0>	5	SSRC<2:0>	•	SSRCG	SIMSAM	ASAM	SAMP	DONE	0000
AD2CON2	0362	Ň	VCFG<2:0	>	—	—	CSCNA	CHP	S<1:0>	BUFS			SMP	l<3:0>		BUFM	ALTS	0000
AD2CON3	0364	ADRC					SAMC<4:0	>					ADCS	S<7:0>				0000
AD2CHS123	0366	—		_	_	_	CH123N	NB<1:0>	CH123SB		_	_	_	_	CH123N	IA<1:0>	CH123SA	0000
AD2CHS0	0368	CH0NB		_	CH0SB<4:0> CH0NA — — CH0SA<4:0>						0000							
AD2CSSL	0270	CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8	CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000
AD2CON4	0272	—	_		_	—		—	ADDMAEN	_				—	C	MABL<2:0)>	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These bits are not available on dsPIC33EP256MU806 devices.

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Rese s
RPINR0	06A0					INT1R<6:02	>	•	•	_	_	_	_	—	_	_	_	0000
RPINR1	06A2	_				INT3R<6:03	>			_	INT2R<6:0>					0000		
RPINR2	06A4	_	_	_		_	_	—	—	_				INT4R<6:0>	>			0000
RPINR3	06A6	_				T3CKR<6:0	>			_				T2CKR<6:0	>			000
RPINR4	06A8	_		T5CKR<6:0>						_				T4CKR<6:0	>			0000
RPINR5	06AA	_		T7CKR<6:0>						_				T6CKR<6:0	>			0000
RPINR6	06AC	_		T9CKR<6:0>						_				T8CKR<6:0	>			0000
RPINR7	06AE	_		IC2R<6:0>						—				IC1R<6:0>				0000
RPINR8	06B0	_		IC4R<6:0>						_				IC3R<6:0>				0000
RPINR9	06B2	_	IC6R<6:0>						—				IC5R<6:0>				0000	
RPINR10	06B4	_		IC8R<6:0>						_	IC7R<6:0>					0000		
RPINR11	06B6	_		OCFBR<6:0>						_			(OCFAR<6:0	>			0000
RPINR18	06C4	_		U1CTSR<6:0>						_			I	J1RXR<6:0	>			0000
RPINR19	06C6	_	U2CTSR<6:0>					_			I	J2RXR<6:0	>			0000		
RPINR20	06C8	_	SCK1R<6:0>					_				SDI1R<6:0>	>			0000		
RPINR21	06CA	_	_	_	_	_	_	_	_	_	SS1R<6:0>					0000		
RPINR23	06CE	—	_	_		_		—	—	—				SS2R<6:0>				0000
RPINR26	06D4	—				C2RXR<6:0	>			—			(C1RXR<6:0	>			0000
RPINR27	06D6	—			I	J3CTSR<6:()>			—	U3RXR<6:0>						0000	
RPINR28	06D8	—			I	J4CTSR<6:()>			—	U4RXR<6:0>						0000	
RPINR29	06DA	—				SCK3R<6:0	>			—				SDI3R<6:0>	>			0000
RPINR30	06DC	—	_	_		_		—	—	—				SS3R<6:0>				0000
RPINR31	06DE	—				SCK4R<6:0	>			_				SDI4R<6:0>	>			0000
RPINR32	06E0	_	—	—	—	—	—	—	—	_				SS4R<6:0>				0000
RPINR33	06E2	_				IC10R<6:0>	>			_				IC9R<6:0>				0000
RPINR34	06E4	_				IC12R<6:0>	>			_	IC11R<6:0>					0000		
RPINR35	06E6	_		IC14R<6:0>						_	IC13R<6:0>					0000		
RPINR36	06E8	—				IC16R<6:0>	>			—	IC15R<6:0>					0000		
RPINR37	06EA	_	_	_	_	_	_	_	_	_			(OCFCR<6:0	>			0000

TABLE 4-43: PERIPHERAL PIN SELECT INPUT REGISTER MAP FOR PIC24EPXXXGU810/814 DEVICES ONLY

dsPIC33EPXXX(GP/MC/MU)806/810/814 and PIC24EPXXX(GP/GU)810/814

6.0 RESETS

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXX(GP/MC/MU)806/ 810/814 and PIC24EPXXX(GP/GU)810/ 814 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 8. "Reset" (DS70602) of the *"dsPIC33E/PIC24E Family Reference Manual"*, which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 "Memory Organization"** in this data sheet for device-specific register and bit information.

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- POR: Power-on Reset
- BOR: Brown-out Reset
- MCLR: Master Clear Pin Reset
- SWR: RESET Instruction
- WDTO: Watchdog Timer Reset
- CM: Configuration Mismatch Reset
- TRAPR: Trap Conflict Reset
- · IOPUWR: Illegal Condition Device Reset
 - Illegal Opcode Reset
 - Uninitialized W Register Reset
 - Security Reset

A simplified block diagram of the Reset module is shown in Figure 6-1.

Any active source of Reset will make the SYSRST signal active. On system Reset, some of the registers associated with the CPU and peripherals are forced to a known Reset state and some are unaffected.

Note: Refer to the specific peripheral section or Section 4.0 "Memory Organization" of this manual for register Reset states.

FIGURE 6-1: **RESET SYSTEM BLOCK DIAGRAM RESET** Instruction Glitch Filter WDT Module Sleep or Idle BOR Internal Regulator SYSRST POR VDD Rise Detect Trap Conflict Illegal Opcode Uninitialized W Register Security Reset Configuration Mismatch

© 2009-2012 Microchip Technology Inc.

REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER^(1,3) (CONTINUED)

bit 3	CF: Clock Fail Detect bit (read/clear by application) 1 = FSCM has detected clock failure 0 = FSCM has not detected clock failure
bit 2	Unimplemented: Read as '0'
bit 1	LPOSCEN: Secondary (LP) Oscillator Enable bit
	1 = Enables Secondary Oscillator0 = Disables Secondary Oscillator

- bit 0 OSWEN: Oscillator Switch Enable bit
 - 1 = Requests oscillator switch to selection specified by NOSC<2:0> bits
 - 0 = Oscillator switch is complete
- **Note 1:** Writes to this register require an unlock sequence. Refer to **Section 7. "Oscillator"** (DS70580) in the *"dsPIC33E/PIC24E Family Reference Manual"* (available from the Microchip web site) for details.
 - 2: Direct clock switches between any Primary Oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.
 - **3:** This register resets only on a Power-on Reset (POR).

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_		—		—	_	—	—	
bit 15							bit 8	
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—				FLT7R<6:0>				
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unk			nown		
•								

bit 15-7Unimplemented: Read as '0'bit 6-0FLT7R<6:0>: Assign PWM Fault 7 to 1

 bit 6-0
 FLT7R<6:0>: Assign PWM Fault 7 to the Corresponding RPn/RPIn Pin bits (see Table 11-2 for input pin selection numbers)

 1111111 = Input tied to RP127

 .

 .

0000001 = Input tied to CMP1 0000000 = Input tied to Vss

REGISTER 11-44: RPOR0: PERIPHERAL PIN SELECT OUTPUT REGISTER 0

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
_	_			RP65F	₹<5:0>				
bit 15							bit 8		
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
_	-			RP64F					
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = B				'0' = Bit is clea	red	x = Bit is unknown			

bit 13-8**RP65R<5:0>:** Peripheral Output Function is Assigned to RP65 Output Pin bits
(see Table 11-3 for peripheral function numbers)bit 7-6**Unimplemented:** Read as '0'

bit 5-0 **RP64R<5:0>:** Peripheral Output Function is Assigned to RP64 Output Pin bits (see Table 11-3 for peripheral function numbers)

REGISTER 15-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2 (CONTINUED)

bit 4-0	SYNCSEL<4:0>: Trigger/Synchronization Source Selection bit	s
	11111 = No Sync or Trigger source for OCx	
	11110 = INT2 pin synchronizes or triggers OCx	
	11101 = INT1 pin synchronizes or triggers OCx	
	11100 = Reserved	
	11011 = ADC1 module synchronizes or triggers OCx	
	11010 = CMP3 module synchronizes or triggers OCx	
	11001 = CMP2 module synchronizes or triggers OCx	
	11000 = CMP1 module synchronizes or triggers OCx	
	10111 = IC8 module synchronizes or triggers OCx	
	10110 = IC7 module synchronizes or triggers OCx	
	10101 = IC6 module synchronizes or triggers OCx	
	10100 = IC5 module synchronizes or triggers OCx	
	10011 = IC4 module synchronizes or triggers OCx	
	10010 = IC3 module synchronizes or triggers OCx	
	10001 = IC2 module synchronizes or triggers OCx	
	10000 = IC1 module synchronizes or triggers OCx	
	01111 = Timer5 synchronizes or triggers OCx	
	01110 = Timer4 synchronizes or triggers OCx	
	01101 = Timer3 synchronizes or triggers OCx	
	01100 = Timer2 synchronizes or triggers OCx (default)	
	01011 = Timer1 synchronizes or triggers OCx	
	01010 = No Sync or Trigger source for OCx	
	01001 = OC9 module synchronizes or triggers $OCx^{(1,2)}$	
	01000 = OC8 module synchronizes or triggers $OCx^{(1,2)}$	
	00111 = OC7 module synchronizes or triggers $OCx^{(1,2)}$	
	00110 = OC6 module synchronizes or triggers $OCx^{(1,2)}$	
	00101 = OC5 module synchronizes or triggers $OCx^{(1,2)}$	
	00100 = OC4 module synchronizes or triggers $OCx^{(1,2)}$	
	00011 = OC3 module synchronizes or triggers $OCx^{(1,2)}$	
	00010 = OC2 module synchronizes or triggers $OCx^{(1,2)}$	
	$00001 = OC1 \text{ module synchronizes or triggers OCx}^{(1,2)}$	
	00000 = No Sync or Trigger source for OCx	

- **Note 1:** Do not use the OCx module as its own Sync or Trigger source.
 - 2: When the OCy module is turned OFF, it sends a trigger out signal. If the OCx module uses the OCy module as a Trigger source, the OCy module must be unselected as a Trigger source prior to disabling it.

REGISTER 16-21: FCLCONx: PWMx FAULT CURRENT-LIMIT CONTROL REGISTER (CONTINUED)

bit 7-3

FLTSRC<4:0>: Fault Control Signal Source Select bits for PWM Generator #^(2,3)

- 11111 = Reserved
- 00100 = Fault 5 00011 = Fault 4
- 00010 = Fault 3
- 00001 = Fault 2
- 00000 = Fault 1

bit 2 **FLTPOL:** Fault Polarity bit for PWM Generator #⁽¹⁾

- 1 = The selected Fault source is active-low
- 0 = The selected Fault source is active-high

bit 1-0 FLTMOD<1:0>: Fault Mode bits for PWM Generator

- 11 = Fault input is disabled
- 10 = Reserved
- 01 = The selected Fault source forces PWMxH, PWMxL pins to FLTDAT values (cycle)
- 00 = The selected Fault source forces PWMxH, PWMxL pins to FLTDAT values (latched condition)
- **Note 1:** These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.
 - 2: When Independent Fault mode is enabled (IFLTMOD = 1) and Fault 1 is used for Fault mode (FLTSRC<4:0> = 01000), the Current-Limit Control Source Select bits (CLSRC<4:0>) should be set to an unused current-limit source to prevent the current-limit source from disabling both the PWMxH and PWMxL outputs.
 - 3: When Independent Fault mode is enabled (IFLTMOD = 1) and Fault 1 is used for Current-Limit mode (CLSRC<4:0> = 01000), the Fault Control Source Select bits (FLTSRC<4:0>) should be set to an unused Fault source to prevent Fault 1 from disabling both the PWMxL and PWMxH outputs.

REGISTER 17-7: VELXCNT: VELOCITY COUNTER x REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
			VELCI	NT<15:8>					
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
			VELC	NT<7:0>					
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknow					

bit 15-0 VELCNT<15:0>: Velocity Counter bits

REGISTER 17-8: INDXxCNTH: INDEX COUNTER x HIGH WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
INDXCNT<31:24>									
bit 15 bit 8									

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
INDXCNT<23:16>									
bit 7 bit 0									

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 INDXCNT<31:16>: High Word Used to Form 32-Bit Index Counter Register (INDXxCNT) bits

REGISTER 17-9: INDXxCNTL: INDEX COUNTER x LOW WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INDXC	NT<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INDXC	NT<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unkr			nown				

bit 15-0 INDXCNT<15:0>: Low Word Used to Form 32-Bit Index Counter Register (INDXxCNT) bits

NOTES:

R/W-0	R/W-0	R/W-0	U-0	R/W-0, HC	R/W-0	R-0	R-1
UTXISEL1	UTXINV	UTXISEL0	—	UTXBRK	UTXEN ⁽¹⁾	UTXBF	TRMT
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0
URXISE	L<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA
bit 7							bit (
Legend:		HC = Hardware	Clearable bit	C = Clearabl			
R = Readable	bit	W = Writable bit		U = Unimple	mented bit, rea	id as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown
bit 15,13	11 = Reserv 10 = Interrup transmi 01 = Interrup operatio 00 = Interrup least or	0>: UARTx Transed; do not use of when a character buffer becomes of when the last cross are complete of when a character oper	er is transferre empty haracter is shit d ter is transferr n in the transm	d to the Transn fted out of the ed to the Trans it buffer)	nit Shift Registe Transmit Shift F	Register; all tra	ansmit
bit 14	UTXINV: UARTx Transmit Polarity Inversion bit If IREN = 0: 1 = UxTX Idle state is '0' 0 = UxTX Idle state is '1' If IREN = 1: 1 = IrDA encoded, UxTX Idle state is '1' 0 = IrDA encoded, UxTX Idle state is '0'						
bit 12	Unimplemen	ted: Read as '0'					
bit 11	UTXBRK: UA	ARTx Transmit Br	eak bit				
	cleared b	ync Break on nex by hardware upor eak transmission	o completion		wed by twelve	'0' bits, followe	ed by Stop bit
bit 10	UTXEN: UAF	RTx Transmit Ena	ble bit ⁽¹⁾				
	 1 = Transmit is enabled, UxTX pin is controlled by UARTx 0 = Transmit is disabled, any pending transmission is aborted and the buffer is reset; UxTX controlled by port 						
bit 9	UTXBF: UAF	RTx Transmit Buff	er Full Status I	oit (read-only)			
	1 = Transmit 0 = Transmit	: buffer is full : buffer is not full,	at least one m	ore character	can be written		
bit 8	1 = Transmit	mit Shift Register Shift Register is e Shift Register is	empty and tran	smit buffer is e			as completed
bit 7-6		0>: UARTx Rece					
	11 = Interrup 10 = Interrup 0x = Interrup	ot is set on UxRSI ot is set on UxRSI ot is set when any receive buffer has	R transfer mak R transfer mak y character is	ing the receive ing the receive received and t	e buffer full (i.e. e buffer 3/4 full	(i.e., has 3 dat	a characters

Note 1: Refer to **Section 17. "UART"** (DS70582) in the *"dsPIC33E/PIC24E Family Reference Manual"* for information on enabling the UARTx module for transmit operation.

21.0 ENHANCED CAN (ECAN™) MODULE

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXX(GP/MC/MU)806/ 810/814 and PIC24EPXXX(GP/GU)810/ 814 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 21. "Enhanced Controller Area Network (ECAN™)" (DS70353) of the "dsPIC33E/ PIC24E Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

21.1 Overview

The Enhanced Controller Area Network (ECAN) module is a serial interface, useful for communicating with other CAN modules or microcontroller devices. This interface/protocol was designed to allow communications within noisy environments. The dsPIC33EPXXX(GP/MC/MU)806/810/814 and PIC24EPXXX(GP/GU)810/814 devices contain two ECAN modules.

The ECANx module is a communication controller implementing the CAN 2.0 A/B protocol, as defined in the BOSCH CAN Specification. The module supports CAN 1.2, CAN 2.0A, CAN 2.0B Passive and CAN 2.0B Active versions of the protocol. The module implementation is a full CAN system. The CAN Specification is not covered within this data sheet. The reader can refer to the BOSCH CAN specification for further details. The ECANx module features are as follows:

- Implementation of the CAN Protocol, CAN 1.2, CAN 2.0A and CAN 2.0B
- · Standard and Extended Data Frames
- 0-8 Bytes Data Length
- Programmable Bit Rate up to 1 Mbit/sec
- Automatic Response to Remote Transmission Requests
- Up to 8 Transmit Buffers with Application-Specific Prioritization and Abort Capability (each buffer can contain up to 8 bytes of data)
- Up to 32 Receive Buffers (each buffer can contain up to 8 bytes of data)
- Up to 16 Full (standard/extended identifier) Acceptance Filters
- Three Full Acceptance Filter Masks
- DeviceNet[™] Addressing Support
- Programmable Wake-up Functionality with Integrated Low-Pass Filter
- Programmable Loopback mode Supports Self-Test Operation
- Signaling via Interrupt Capabilities for all CAN Receiver and Transmitter Error States
- · Programmable Clock Source
- Programmable Link to Input Capture Module (IC2 for the ECAN1 and ECAN2 modules) for Time-Stamping and Network Synchronization
- · Low-Power Sleep and Idle mode

The CAN bus module consists of a protocol engine and message buffering/control. The CAN protocol engine handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the receive registers.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
F15MSK<1:0>		K<1:0>	F13MS	SK<1:0>	F12MSK<1:0>		
						bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
<1:0>	F10MS	K<1:0>	F9MS	K<1:0>	F8MSI	< <1:0>	
						bit 0	
it	W = Writable bit		U = Unimplemented bit, read		l as '0'		
)R	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
F15MSK<1:0	>: Mask Sourc	e for Filter 15	bit				
11 = Reserve	ed						
10 = Accepta	nce Mask 2 reg	gisters contair	n mask				
•		•					
00 = Accepta	nce Mask 0 reg	gisters contair	n mask				
F14MSK<1:0	>: Mask Sourc	e for Filter 14	bit (same value	es as bit 15-14)			
F13MSK<1:0	>: Mask Sourc	e for Filter 13	bit (same value	es as bit 15-14)			
F12MSK<1:0>: Mask Source for Filter 12 bit (same values as bit 15-14)							
F12W3K<1:0	Nask Sourc	e for Filter 12	bit (same value	es as bit 15-14)			
			bit (same value bit (same value	,			
F11MSK<1:0	>: Mask Sourc	e for Filter 11	•	s as bit 15-14)			
	<1:0> R/W-0 <1:0> F15MSK<1:0 11 = Reserve 10 = Accepta 01 = Accepta 00 = Accepta 00 = Accepta 00 = Accepta F14MSK<1:0 F13MSK<1:0	R/W-0 F14MS R/W-0 R/W-0 S F10MS it W = Writable DR '1' = Bit is set F15MSK<1:0>: Mask Source 11 = Reserved 10 = Acceptance Mask 2 reg 01 = Acceptance Mask 1 reg 00 = Acceptance Mask 0 reg F14MSK<1:0>: Mask Source F14MSK<1:0>: Mask Source	K<1:0> F14MSK<1:0> R/W-0 R/W-0 R/W-0 F10MSK<1:0> K F10MSK<1:0> K Y W Writable bit DR '1' = Bit is set F15MSK<1:0>: Mask Source for Filter 15 11 = Reserved 10 = Acceptance Mask 2 registers contain 01 = Acceptance Mask 1 registers contain 00 = Acceptance Mask 0 registers contain 01 = Acceptance Mask 0 registers contain 02 = Acceptance Mask 0 registers contain 03 = Acceptance Mask 0 registers contain 04 = Acceptance Mask 0 registers contain 05 = Acceptance Mask 0 registers contain 06 = Acceptance Mask 0 registers contain 07 = Acceptance Mask 0 registers contain 08 = Acceptance Mask 0 registers contain 09 = Acceptance Mask 0 registers contain 01 = Acceptance Mask 0 registers contain 02 = Acceptance Mask Source for Filter 14 F13MSK<1:0>: Mask Source for Filter 13	KING F14MSK<1:0> F13MS R/W-0 R/W-0 R/W-0 R/W-0 KII:0> F10MSK<1:0> F9MS KII:0> Kask Source for Filter 15 bit 11 K 11 = Reserved 10 Acceptance Mask 2 registers contain mask K 11 = Acceptance Mask 1 registers contain mask 00 = Acceptance Mask 0 registers contain mask K F14MSK<1:0>: Mask Source for Filter 14 bit (same value F13MSK<1:0>: Mask Source for Filter 13 bit (same value	Kitter F14MSK<1:0> F13MSK<1:0> R/W-0 R/W-0 R/W-0 R/W-0 K/W-0 F10MSK<1:0> F9MSK<1:0> K W = Writable bit U = Unimplemented bit, read V Y'' = Bit is set '0' = Bit is cleared K Y'' = Bit is set '0' = Bit is cleared K Y'' = Bit is set '0' = Bit is cleared K Y'' = Bit is set '0' = Bit is cleared K Y'' = Bit is set '0' = Bit is cleared K Y'' = Bit is set '0' = Bit is cleared K Y'' = Bit is set '0' = Bit is cleared K Y'' = Bit is set '0' = Bit is cleared K Y'' = Bit is set '0' = Bit is cleared K Y'' = Bit is set '0' = Bit is cleared K Y'' = Bit is set '0' = Bit is cleared K Y'' = Bit is set '0' = Bit is cleared K Y'' = Bit is set '0' = Bit is cleared K Y'' = Bit is set '0' = Bit is cleared K Y'' = Bit is set '0' = Bit is cleared K Y'' = Bit is set 'S''	Key and the second s	

REGISTER 21-19: CxFMSKSEL2: ECANx FILTER 15-8 MASK SELECTION REGISTER

bit 1-0 **F8MSK<1:0>:** Mask Source for Filter 8 bit (same values as bit 15-14)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—		_	—	_	—	_
bit 15							bit 8
R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC	U-0	U-0
	ENDPT	<3:0> ⁽²⁾		DIR	PPBI ⁽¹⁾		_
bit 7							bit (
Legend:		U = Unimplen	nented bit, read	1 as '0'			
R = Readable	e bit	W = Writable		HSC = Hardw	are Settable/C	learable bit	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
	ENDPT<3:0> (represents th		t Activity Numb	er bits T updated by th	ne last USB tra	nsfer) ⁽²⁾	
	ENDPT<3:0>	: Last Endpoint ne number of th oint 15	t Activity Numb		ne last USB tra	nsfer) ⁽²⁾	
	ENDPT<3:0> (represents the 1111 = Endpo	: Last Endpoint ne number of th oint 15 oint 14 oint 1	t Activity Numb		ne last USB tra	nsfer) ⁽²⁾	
bit 7-4	ENDPT<3:0> (represents th 1111 = Endpo 1110 = Endpo	: Last Endpoint ne number of th oint 15 oint 14 oint 1	t Activity Numb e endpoint BD	T updated by th	ne last USB tra	nsfer) ⁽²⁾	
bit 15-8 bit 7-4 bit 3	ENDPT<3:0> (represents th 1111 = Endpo 1110 = Endpo • • • • • • • • • • • • • • • • • • •	: Last Endpoint the number of th point 15 point 14 point 1 point 0	t Activity Numb e endpoint BD Direction Indica s a transmit tra	T updated by th ator bit nsfer (TX)	ne last USB tra	nsfer) ⁽²⁾	
bit 7-4	ENDPT<3:0> (represents th 1111 = Endpo 1110 = Endpo • • • • • • • • • • • • • • • • • • •	: Last Endpoint ne number of th oint 15 oint 14 oint 1 oint 1 fer Descriptor I transaction was	t Activity Numb e endpoint BD Direction Indica s a transmit tra s a receive tran	T updated by th ator bit nsfer (TX) isfer (RX)	ne last USB tra	nsfer) ⁽²⁾	
bit 7-4	ENDPT<3:0> (represents th 1111 = Endpo 1110 = Endpo • • • • • • • • • • • • • • • • • • •	: Last Endpoint ne number of th oint 15 oint 14 oint 0 fer Descriptor I transaction was transaction was ong Buffer Des transaction was	Direction Indicates a transmit trans criptor Pointer to the ODD b	T updated by th ator bit nsfer (TX) isfer (RX)	bank	nsfer) ⁽²⁾	

Note 1: This bit is only valid for endpoints with available EVEN and ODD buffer descriptor registers.

2: In Host mode, all transactions are processed through Endpoint 0 and the Endpoint 0 BDTs. Therefore, ENDPT<3:0> will always read as '0000'.

REGISTER 28-5: PMSTAT: PARALLEL MASTER PORT STATUS REGISTER (SLAVE MODE ONLY)

							-	
R-0	R/W-0, HS	U-0	U-0	R-0	R-0	R-0	R-0	
IBF	IBOV	—	_	IB3F	IB2F	IB1F	IB0F	
bit 15			·		•	·	bit 8	
R-1	R/W-0, HS	U-0	U-0	R-1	R-1	R-1	R-1	
OBE	OBUF	—	_	OB3E	OB2E	OB1E	OB0E	
bit 7							bit 0	
Legend:		HS = Hardwa	re Settable bit					
R = Readabl	e bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'		
-n = Value at	Reset	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown		
bit 15	IBF: Input Bu	ffer Full Status	bit					
		le Input Buffer r all of the Writab	•		mpty			
bit 14			•	-				

bit 14	IBOV: Input Buffer Overflow Status bit
	 1 = A write attempt to a full Input Byte register occurred (must be cleared in software) 0 = No overflow occurred
bit 13-12	Unimplemented: Read as '0'
bit 11-8	IB3F:IB0F: Input Buffer x Status Full bits
	1 = Input buffer contains data that has not been read (reading the buffer will clear this bit)0 = Input buffer does not contain any unread data
bit 7	OBE: Output Buffer Empty Status bit
	1 = All readable Output Buffer registers are empty0 = Some or all of the readable Output Buffer registers are full
bit 6	OBUF: Output Buffer Underflow Status bit
	1 = A read occurred from an empty output byte register (must be cleared in software)0 = No underflow occurred
bit 5-4	Unimplemented: Read as '0'
bit 3-0	OB3E:OB0E: Output Buffer x Status Empty bits
	1 = Output buffer is empty (writing data to the buffer will clear this bit)

0 = Output buffer contains data that has not been transmitted

Bit Field	Register	RTSP Effect	Description
JTAGEN	FICD	Immediate	JTAG Enable bit
			1 = JTAG is enabled
			0 = JTAG is disabled
RSTPRI	FICD		Reset Target Vector Select bit
		device Reset	1 = Device will reset to Primary Flash Reset location
			0 = Device will reset to Auxiliary Flash Reset location
ICS<1:0>	FICD	Immediate	ICD Communication Channel Select bits
			11 = Communicate on PGEC1 and PGED1
			10 = Communicate on PGEC2 and PGED2
			01 = Communicate on PGEC3 and PGED3
			00 = Reserved, do not use

TABLE 29-2: CONFIGURATION BITS DESCRIPTION (CONTINUED)

Note 1: BOR should always be enabled for proper operation (BOREN = 1).

2: This register can only be modified when code protection and write protection are disabled for both the General and Auxiliary Segments (APL = 1, AWRP = 1, APLK = 0, GSS = 1, GWRP = 1 and GSSK = 0).

32.1 DC Characteristics

TABLE 32-1: OPERATING MIPS VS. VOLTAGE

	Voo Bongo	Tomp Bongo	Maximum MIPS
Characteristic	VDD Range (in Volts)	Temp Range (in °C)	dsPIC33EPXXX(GP/MC/MU)806/810/ 814 and PIC24EPXXX(GP/GU)810/814
_	2.95V-3.6V ⁽¹⁾	-40°C to +85°C	70
—	2.95V-3.6V ⁽¹⁾	-40°C to +125°C	60

Note 1: Device is functional at VBORMIN < VDD < VDDMIN. Analog modules: ADC, Comparator and DAC will have degraded performance. Device functionality is tested but not characterized. Refer to Parameter BO10 in Table 32-11 for the minimum and maximum BOR values.

TABLE 32-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min.	Тур.	Max.	Unit
Industrial Temperature Devices					
Operating Junction Temperature Range	TJ	-40		+125	°C
Operating Ambient Temperature Range	TA	-40	—	+85	°C
Extended Temperature Devices					
Operating Junction Temperature Range	TJ	-40		+140	°C
Operating Ambient Temperature Range	TA	-40		+125	°C
Power Dissipation: Internal chip power dissipation: $PINT = VDD x (IDD - \Sigma IOH)$	PD	PINT + PI/O			W
I/O Pin Power Dissipation: $I/O = \Sigma (\{VDD - VOH\} x IOH) + \Sigma (VOL x IOL)$					
Maximum Allowed Power Dissipation	PDMAX	(TJ – ΤΑ)/θ.	IA	W

TABLE 32-3: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур.	Max.	Unit	Notes
Package Thermal Resistance, 64-pin QFN (9x9 mm)	θJA	28		°C/W	1
Package Thermal Resistance, 64-pin TQFP (10x10 mm)	θJA	47	_	°C/W	1
Package Thermal Resistance, 100-pin TQFP (12x12 mm)	θJA	43	—	°C/W	1
Package Thermal Resistance, 100-pin TQFP (14x14 mm)	θJA	43	_	°C/W	1
Package Thermal Resistance, 121-pin TFBGA (10x10 mm)	θJA	40	_	°C/W	1
Package Thermal Resistance, 144-pin LQFP (20x20 mm)	θJA	33	—	°C/W	1
Package Thermal Resistance, 144-pin TQFP (16x16 mm)	θJA	33	_	°C/W	1

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.






TABLE 32-22: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$				
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Units	Conditions
SY00	Τρυ	Power-up Period	_	400	600	μS	
SY10	Tost	Oscillator Start-up Time	_	1024 Tosc	_		Tosc = OSC1 period
SY11	TPWRT	Power-up Timer Period	_	—	_	_	See Section 29.1 "Configuration Bits" and LPRC Parameters F21a and F21b (Table 32-20)
SY12	Twdt	Watchdog Timer Time-out Period	_	_	_	_	See Section 29.4 "Watchdog Timer (WDT)" and LPRC Parameters F21a and F21b (Table 32-20)
SY13	Tioz	I/O H <u>igh-Im</u> pedance from MCLR Low or Watchdog Timer Reset	0.68	0.72	1.2	μS	
SY20	TMCLR	MCLR Pulse Width (low)	2	_	_	μS	
SY30	TBOR	BOR Pulse Width (low)	1	_		μS	
SY35	TFSCM	Fail-Safe Clock Monitor Delay	_	500	900	μS	-40°C to +85°C
SY36	TVREG	Voltage Regulator Standby-to-Active Mode Transition Time	_	_	30	μs	
SY37	Toscdfrc	FRC Oscillator Start-up Delay	—	_	29	μs	
SY38	TOSCDLPRC	LPRC Oscillator Start-up Delay		—	70	μs	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

Revision D (August 2011)

This revision includes minor typographical and formatting changes throughout the data sheet text.

The Data Converter Interface (DCI) module is available on all dsPIC33EPXXX(GP/MC/MU)806/810/814 and PIC24EPXXX(GP/GU)810/814 devices. References throughout the document have been updated accordingly. The following pin name changes were implemented throughout the document:

- C1INA renamed to C1IN1+
- · C1INB renamed to C1IN2-
- C1INC renamed to C1IN1-
- C1IND renamed to C1IN3-
- C2INA renamed to C2IN1+
- C2INB renamed to C2IN2-
- C2INC renamed to C2IN1-
- · C2IND renamed to C2IN3-
- C3INA renamed to C3IN1+
- · C3INB renamed to C3IN2-
- C3INC renamed to C3IN1-
- C3IND renamed to C3IN3-

The other major changes are referenced by their respective section in Table A-3.

Section Name	Update Description
Section 1.0 "Device Overview"	Added Section 1.1 "Referenced Sources".
Section 2.0 "Guidelines for Getting Started with 16-bit Digital Signal Controllers and Microcontrollers"	Updated the Note in Section 2.1 "Basic Connection Requirements".
Section 3.0 "CPU"	Updated Section 3.1 "Registers".
Section 4.0 "Memory Organization"	Updated FIGURE 4-3: "Data Memory Map for dsPIC33EP512MU810/814 Devices with 52 KB RAM" and FIGURE 4-5: "Data Memory Map for dsPIC33EP256MU806/810/814 Devices with 28 KB RAM".
	Updated the IFS3, IEC3, IPC14, and IPC15 SFRs in the Interrupt Controller Register Map (see Table 4-6).
	Updated the SMPI bits for the AD1CON2 and AD2CON2 SFRs in the ADC1 and ADC2 Register Map (see Table 4-23).
	Updated the All Resets values for the CLKDIV and PLLFBD SFRs and removed the SBOREN bit in the System Control Register Map (see Table 4-43).
Section 6.0 "Resets"	Removed the SBOREN bit and Notes 3 and 4 from the Reset Control Register (see Register 6-1).
Section 8.0 "Direct Memory Access (DMA)"	Removed Note 2 from the DMA Channel x IRQ Select Register (see Register 8-2).
Section 9.0 "Oscillator Configuration"	Updated the PLL Block Diagram (see Figure 9-2).
	Updated the value at PORT and the default designations for the DOZE<2:0>, FRCDIV<2:0>, and PLLPOST<1:0> bits in the Clock Divisor Register and the PLLDIV<8:0> bits in the PLLFBD register (see Register 9-2 and Register 9-3).
Section 23.0 "10-bit/12-bit Analog- to-Digital Converter (ADC)"	Added Note 4 and updated the ADC Buffer names in the ADCx Module Block Diagram (see Figure 23-1).
	Added Note 3 to the ADCx Control Register 1 (see Register 23-1).
	Added the new ADC2 Control Register 2 (see Register 23-3).
	Updated the SMPI<4:0> bit value definitions in the ADC1 Control Register 2 (see Register 23-2).

TABLE A-3: MAJOR SECTION UPDATES