

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"


Details


E·XFI

| Details | |
|----------------------------|--|
| Product Status | Active |
| Core Processor | dsPIC |
| Core Size | 16-Bit |
| Speed | 70 MIPs |
| Connectivity | CANbus, I ² C, IrDA, LINbus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, DMA, POR, PWM, WDT |
| Number of I/O | 53 |
| Program Memory Size | 512KB (170K x 24) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 24K x 16 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V |
| Data Converters | A/D 24x10/12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-VFQFN Exposed Pad |
| Supplier Device Package | 64-VQFN (9x9) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep512gp806-i-mr |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong








FIGURE 4-6: DATA MEMORY MAP FOR PIC24EP256GU810/814 DEVICES WITH 28-KBYTE RAM

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1 (CONTINUED)

| bit 4 | MATHERR: Math Error Status bit |
|-------|--|
| | 1 = Math error trap has occurred |
| | 0 = Math error trap has not occurred |
| | |
| bit 3 | ADDRERR: Address Error Trap Status bit |
| | 1 = Address error trap has occurred |
| | 0 = Address error trap has not occurred |
| bit 2 | STKERR: Stack Error Trap Status bit |
| | 1 = Stack error trap has occurred |
| | 0 = Stack error trap has not occurred |
| bit 1 | OSCFAIL: Oscillator Failure Trap Status bit |
| | 1 = Oscillator failure trap has occurred |
| | 0 = Oscillator failure trap has not occurred |
| bit 0 | Unimplemented: Read as '0' |

Note 1: This bit is available on dsPIC33EPXXX(GP/MC/MU)806/810/814 devices only.

REGISTER 8-12: DMARQC: DMA REQUEST COLLISION STATUS REGISTER (CONTINUED)

| bit 2 | RQCOL2: Channel 2 Transfer Request Collision Flag bit |
|-------|---|
| | 1 = User FORCE and interrupt-based request collision detected0 = No request collision detected |
| bit 1 | RQCOL1: Channel 1 Transfer Request Collision Flag bit |
| | 1 = User FORCE and interrupt-based request collision detected |
| | 0 = No request collision detected |
| bit 0 | RQCOL0: Channel 0 Transfer Request Collision Flag bit |
| | 1 = User FORCE and interrupt-based request collision detected |
| | 0 = No request collision detected |

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 |
|---------------|------------|------------------|-----------------|------------------|------------------|--------------------|-----------|
| _ | — | — | _ | — | — | - | PLLDIV<8> |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-1 | R/W-1 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | PLLD | IV<7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readab | le bit | W = Writable | bit | U = Unimpler | mented bit, read | d as '0' | |
| -n = Value at | t POR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unknown | |
| | | | | | | | |
| bit 15-9 | Unimpleme | nted: Read as ' | 0' | | | | |
| bit 8-0 | PLLDIV<8:0 | >: PLL Feedbad | ck Divisor bits | (also denoted | as 'M', PLL mu | ltiplier) | |
| | 111111111 | = 513 | | | | | |
| | • | | | | | | |
| | • | | | | | | |
| | • | | | | | | |
| | 000110000 | = 50 (default) | | | | | |
| | • | | | | | | |
| | • | | | | | | |
| | 000000010 | = 3 | | | | | |
| | 000000000 | - 2 | | | | | |

REGISTER 9-3: PLLFBD: PLL FEEDBACK DIVISOR REGISTER⁽¹⁾

Note 1: This register is reset only on a Power-on Reset (POR).

REGISTER 10-5: PMD5: PERIPHERAL MODULE DISABLE CONTROL REGISTER 5 (CONTINUED)

| bit 3 | OC12MD: OC12 Module Disable bit |
|-------|---------------------------------|
| | 1 = OC12 module is disabled |
| | 0 = OC12 module is enabled |
| bit 2 | OC11MD: OC11 Module Disable bit |
| | 1 = OC11 module is disabled |
| | 0 = OC11 module is enabled |
| bit 1 | OC10MD: OC10 Module Disable bit |
| | 1 = OC10 module is disabled |
| | 0 = OC10 module is enabled |
| bit 0 | OC9MD: OC9 Module Disable bit |
| | 1 = OC9 module is disabled |
| | 0 = OC9 module is enabled |

| U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--------------------|--|--|--|-------------------|-----------------|-----------------|----------|
| — | | | | T3CKR<6:0> | | | |
| bit 15 | | | | | | | bit |
| | | | | | | | |
| U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| — | | | | T2CKR<6:0> | | | |
| bit 7 | | | | | | | bit |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readab | le bit | W = Writable | bit | U = Unimplem | nented bit, rea | id as '0' | |
| -n = Value a | It POR | '1' = Bit is set | | '0' = Bit is clea | ared | x = Bit is unkr | nown |
| | T3CKR<6:0> (see Table 11 | hted: Read as ' Assign Timer I-2 for input pin nput tied to RP' | 3 External Clo selection num | · / | e Correspond | ding RPn/RPIn F | 'in bits |
| bit 15 bit 14-8 | T3CKR<6:0> (see Table 11 1111111 = | Assign Timer I-2 for input pin nput tied to RP nput tied to CM | 3 External Clo selection num 127 P1 | · / | e Correspond | ding RPn/RPIn F | 'in bits |
| | T3CKR<6:0> (see Table 11 1111111 = | Assign Timer I-2 for input pin nput tied to RP ² | 3 External Clo selection num 127 P1 | · / | e Correspond | ding RPn/RPIn F | Pin bits |

REGISTER 11-4: RPINR3: PERIPHERAL PIN SELECT INPUT REGISTER 3

REGISTER 11-30: RPINR30: PERIPHERAL PIN SELECT INPUT REGISTER 30

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|-----------------------------------|-------|------------------|-------|---|-------|-------|-------|
| - | — | — | _ | — | — | — | — |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| — | | | | SS3R<6:0> | | | |
| bit 7 | • | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable bit W = Writable bit | | | bit | U = Unimplemented bit, read as '0' | | | |
| -n = Value at P | OR | '1' = Bit is set | | '0' = Bit is cleared x = Bit is unknown | | | nown |
| • | | | | | | | |

bit 15-7 Unimplemented: Read as '0'

 bit 6-0
 SS3R<6:0>: Assign SPI3 Slave Select Input (SS3) to the Corresponding RPn/RPIn Pin bits (see Table 11-2 for input pin selection numbers)

 1111111 = Input tied to RP127

REGISTER 17-7: VELXCNT: VELOCITY COUNTER x REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|---|-------|-------|-----------------|------------------------------------|-------|-------|-------|
| | | | VELCI | NT<15:8> | | | |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | VELC | NT<7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable bit W = Writable bit | | | bit | U = Unimplemented bit, read as '0' | | | |
| -n = Value at POR '1' = Bit is set '0' = Bit is cleared | | | x = Bit is unki | nown | | | |

bit 15-0 VELCNT<15:0>: Velocity Counter bits

REGISTER 17-8: INDXxCNTH: INDEX COUNTER x HIGH WORD REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
|--------|----------------|-------|-------|-------|-------|-------|-------|--|--|--|
| | INDXCNT<31:24> | | | | | | | | | |
| bit 15 | | | | | | | bit 8 | | | |

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
|----------------|-------|-------|-------|-------|-------|-------|-------|--|--|--|
| INDXCNT<23:16> | | | | | | | | | | |
| bit 7 | | | | | | | | | | |

| Legend: | | | | | |
|-------------------|------------------|---|--------------------|--|--|
| R = Readable bit | W = Writable bit | able bit U = Unimplemented bit, read as '0' | | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | | |

bit 15-0 INDXCNT<31:16>: High Word Used to Form 32-Bit Index Counter Register (INDXxCNT) bits

REGISTER 17-9: INDXxCNTL: INDEX COUNTER x LOW WORD REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|---------------------------------------|---|-------|--------------|------------------------------------|-------|-------|-------|
| | | | INDXC | NT<15:8> | | | |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | INDXC | NT<7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable bit W = Writable bit U = | | | U = Unimplen | U = Unimplemented bit, read as '0' | | | |
| -n = Value at P | at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown | | | nown | | | |

bit 15-0 INDXCNT<15:0>: Low Word Used to Form 32-Bit Index Counter Register (INDXxCNT) bits

REGISTER 18-2: SPIXCON1: SPIX CONTROL REGISTER 1 (CONTINUED)

- bit 4-2 SPRE<2:0>: Secondary Prescale bits (Master mode)⁽³⁾
 - 111 = Secondary prescale 1:1 110 = Secondary prescale 2:1
 - •
 - •
 - .
 - 000 = Secondary prescale 8:1
- bit 1-0 **PPRE<1:0>:** Primary Prescale bits (Master mode)⁽³⁾
 - 11 = Primary prescale 1:1
 - 10 = Primary prescale 4:1
 - 01 = Primary prescale 16:1
 - 00 = Primary prescale 64:1
- **Note 1:** The CKE bit is not used in the Framed SPIx modes. Program this bit to '0' for Framed SPIx modes (FRMEN = 1).
 - 2: This bit must be cleared when FRMEN = 1.
 - **3:** Do not set both primary and secondary prescalers to a value of 1:1.
 - 4: The SMP bit must be set only after setting the MSTEN bit. The SMP bit remains cleared if MSTEN = 0.

| R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0, HC | R/W-0 | R-0 | R-1 |
|-----------------|--|--|--|--|--|-------------------|--------------|
| UTXISEL1 | UTXINV | UTXISEL0 | — | UTXBRK | UTXEN ⁽¹⁾ | UTXBF | TRMT |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R-1 | R-0 | R-0 | R/C-0 | R-0 |
| URXISE | EL<1:0> | ADDEN | RIDLE | PERR | FERR | OERR | URXDA |
| bit 7 | | | | | | | bit (|
| | | | | | | | |
| Legend: | | HC = Hardware Clearable bit | | C = Clearabl | | | |
| R = Readable | bit | W = Writable bit | | • | mented bit, rea | id as '0' | |
| -n = Value at F | POR | '1' = Bit is set | | '0' = Bit is cle | eared | x = Bit is unk | nown |
| bit 15,13 | 11 = Reservent 10 = Interrupt 11 = Interrupt 11 = Interrupt 11 = Interrupt 12 = Interrupt 13 = Interrupt 14 = Interrupt < | 0>: UARTx Transed; do not use of when a charact to buffer becomes of when the last cons are complete of when a character oper character oper character oper oper oper oper oper oper oper op | er is transferre empty haracter is shit d ter is transferr | d to the Transn fted out of the ⁻ ed to the Trans | nit Shift Registe Transmit Shift F | Register; all tra | ansmit |
| bit 14 | $\frac{\text{If IREN = 0:}}{1 = \text{UxTX IdI}}$ $0 = \text{UxTX IdI}$ $\frac{\text{If IREN = 1:}}{1 = \text{IrDA end}}$ | | state is '1' | bit | | | |
| bit 12 | | nted: Read as '0' | | | | | |
| bit 11 | - | ARTx Transmit Br | eak bit | | | | |
| | 1 = Sends Sync Break on next transmission – Start bit, followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion 0 = Sync Break transmission is disabled or completed | | | | | | |
| bit 10 | UTXEN: UARTx Transmit Enable bit⁽¹⁾ 1 = Transmit is enabled, UxTX pin is controlled by UARTx 0 = Transmit is disabled, any pending transmission is aborted and the buffer is reset; UxTX pin controlled by port | | | | | | |
| bit 9 | | RTx Transmit Buff | er Full Status I | oit (read-only) | | | |
| | 1 = Transmit | | | | can be written | | |
| bit 8 | 1 = Transmit | mit Shift Register Shift Register is e Shift Register is | empty and tran | smit buffer is e | | | as completed |
| bit 7-6 | | 0>: UARTx Rece | | | | • | |
| | 11 = Interrup 10 = Interrup 0x = Interrup | ot is set on UxRSI ot is set on UxRSI ot is set when any receive buffer has | R transfer mak R transfer mak y character is | ing the receive ing the receive received and t | e buffer full (i.e. e buffer 3/4 full | (i.e., has 3 dat | a characters |

Note 1: Refer to **Section 17. "UART"** (DS70582) in the *"dsPIC33E/PIC24E Family Reference Manual"* for information on enabling the UARTx module for transmit operation.

REGISTER 22-14: UxIR: USB INTERRUPT STATUS REGISTER (DEVICE MODE ONLY)

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|-----------|-----|-----------|-----------|-----------|-----------|--------|-----------|
| _ | _ | — | - | — | — | — | — |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/K-0, HS | U-0 | R/K-0, HS | R/K-0, HS | R/K-0, HS | R/K-0, HS | R-0 | R/K-0, HS |
| STALLIF | — | RESUMEIF | IDLEIF | TRNIF | SOFIF | UERRIF | URSTIF |
| bit 7 | | | | | | | bit 0 |

| Legend: U = Unimplemented bit, read as '0' | | | |
|--|----------------------------|----------------------------|--------------------|
| R = Readable bit | K = Write '1' to clear bit | HS = Hardware Settable bit | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| bit 15-8 | Unimplemented: Read as '0' |
|----------|---|
| bit 7 | STALLIF: STALL Handshake Interrupt bit |
| | 1 = A STALL handshake was sent by the peripheral during the handshake phase of the transaction in Device mode |
| | 0 = A STALL handshake has not been sent |
| bit 6 | Unimplemented: Read as '0' |
| bit 5 | RESUMEIF: Resume Interrupt bit |
| | 1 = A K-State is observed on the D+ or D- pin for 2.5 μs (differential '1' for low speed, differential '0' for full speed) 0 = No K-State is observed |
| L:1 4 | |
| bit 4 | IDLEIF: Idle Detect Interrupt bit |
| | 1 = Idle condition is detected (constant Idle state of 3 ms or more) 0 = No Idle condition is detected |
| bit 3 | TRNIF: Token Processing Complete Interrupt bit |
| | 1 = Processing of current token is complete; read UxSTAT register for endpoint BDT information 0 = Processing of current token is not complete; clear UxSTAT register or load next token from STAT (clearing this bit causes the the STAT FIFO to advance) |
| bit 2 | SOFIF: Start-of-Frame Token Interrupt bit |
| | 1 = A Start-of-Frame token was received by the peripheral 0 = A Start-of-Frame token has not been received by the peripheral |
| bit 1 | UERRIF: USB Error Condition Interrupt bit (read-only) |
| | 1 = An unmasked error condition has occurred; only error states enabled in the UxEIE register can set this bit |
| | 0 = No unmasked error condition has occurred |
| bit 0 | URSTIF: USB Reset Interrupt bit |
| | 1 = Valid USB Reset has occurred for at least 2.5 μs; Reset state must be cleared before this bit can be reasserted |
| | 0 = No USB Reset has occurred |

REGISTER 28-1: PMCON: PARALLEL MASTER PORT CONTROL REGISTER (CONTINUED)

| bit 3 | CS1P: Chip Select 0 Polarity bit ⁽¹⁾ 1 = Active-high (PMCS1/PMCS) ⁽²⁾ 0 = Active-low (PMCS1/PMCS) |
|-------|--|
| bit 2 | BEP: Byte Enable Polarity bit 1 = Byte enable active-high (PMBE) 0 = Byte enable active-low (PMBE) |
| bit 1 | WRSP: Write Strobe Polarity bit For Slave Modes and Master Mode 2 (PMMODE<9:8> = 00, 01, 10): 1 = Write strobe is active-high (PMWR) 0 = Write strobe is active-low (PMWR) For Master Mode 1 (PMMODE<9:8> = 11): |
| L:1 0 | 1 = Enables strobe active-high (PMENB)0 = Enables strobe active-low (PMENB) |
| bit 0 | RDSP: Read Strobe Polarity bit For Slave Modes and Master Mode 2 (PMMODE<9:8> = 00, 01, 10): 1 = Read strobe is active-high (PMRD) 0 = Read strobe is active-low (PMRD) For Master Mode 1 (PMMODE<9:8> = 11): 1 = Enables strobe active-high (PMRD/PMWR) 0 = Enables strobe active-low (PMRD/PMWR) |

- Note 1: These bits have no effect when their corresponding pins are used as address lines.
 - 2: PMCS1 applies to Master mode and PMCS applies to Slave mode.

| Base Instr # | Assembly Mnemonic | | | Description | # of Words | # of Cycles ⁽²⁾ | Status Flags Affected |
|--------------------|----------------------|--------|--------------------|------------------------------------|---------------|-------------------------------|--------------------------|
| 72 | SL | SL | f | f = Left Shift f | 1 | 1 | C,N,OV,Z |
| | | SL | f,WREG | WREG = Left Shift f | 1 | 1 | C,N,OV,Z |
| | | SL | Ws,Wd | Wd = Left Shift Ws | 1 | 1 | C,N,OV,Z |
| | | SL | Wb,Wns,Wnd | Wnd = Left Shift Wb by Wns | 1 | 1 | N,Z |
| | | SL | Wb,#lit5,Wnd | Wnd = Left Shift Wb by lit5 | 1 | 1 | N,Z |
| 73 | SUB | SUB | _{Acc} (1) | Subtract Accumulators | 1 | 1 | OA,OB,OAB, SA,SB,SAB |
| | | SUB | f | f = f – WREG | 1 | 1 | C,DC,N,OV,Z |
| | | SUB | f,WREG | WREG = f – WREG | 1 | 1 | C,DC,N,OV,Z |
| | | SUB | #lit10,Wn | Wn = Wn - lit10 | 1 | 1 | C,DC,N,OV,Z |
| | | SUB | Wb,Ws,Wd | Wd = Wb – Ws | 1 | 1 | C,DC,N,OV,Z |
| | | SUB | Wb,#lit5,Wd | Wd = Wb - lit5 | 1 | 1 | C,DC,N,OV,Z |
| 74 | SUBB | SUBB | f | $f = f - WREG - (\overline{C})$ | 1 | 1 | C,DC,N,OV,Z |
| | | SUBB | f,WREG | WREG = $f - WREG - (\overline{C})$ | 1 | 1 | C,DC,N,OV,Z |
| | | SUBB | #lit10,Wn | Wn = Wn – lit10 – (\overline{C}) | 1 | 1 | C,DC,N,OV,Z |
| | | SUBB | Wb,Ws,Wd | $Wd = Wb - Ws - (\overline{C})$ | 1 | 1 | C,DC,N,OV,Z |
| | | SUBB | Wb,#lit5,Wd | $Wd = Wb - lit5 - (\overline{C})$ | 1 | 1 | C,DC,N,OV,Z |
| 75 | SUBR | SUBR | f | f = WREG – f | 1 | 1 | C,DC,N,OV,Z |
| | | SUBR | f,WREG | WREG = WREG – f | 1 | 1 | C,DC,N,OV,Z |
| | | SUBR | Wb,Ws,Wd | Wd = Ws – Wb | 1 | 1 | C,DC,N,OV,Z |
| | | SUBR | Wb,#lit5,Wd | Wd = lit5 – Wb | 1 | 1 | C,DC,N,OV,Z |
| 76 | SUBBR | SUBBR | f | $f = WREG - f - (\overline{C})$ | 1 | 1 | C,DC,N,OV,Z |
| | | SUBBR | f,WREG | WREG = WREG – f – (\overline{C}) | 1 | 1 | C,DC,N,OV,Z |
| | | SUBBR | Wb,Ws,Wd | $Wd = Ws - Wb - (\overline{C})$ | 1 | 1 | C,DC,N,OV,Z |
| | | SUBBR | Wb,#lit5,Wd | Wd = lit5 – Wb – (\overline{C}) | 1 | 1 | C,DC,N,OV,Z |
| 77 | SWAP | SWAP.b | Wn | Wn = nibble swap Wn | 1 | 1 | None |
| | | SWAP | Wn | Wn = byte swap Wn | 1 | 1 | None |
| 78 | TBLRDH | TBLRDH | Ws,Wd | Read Prog<23:16> to Wd<7:0> | 1 | 5 | None |
| 79 | TBLRDL | TBLRDL | Ws,Wd | Read Prog<15:0> to Wd | 1 | 5 | None |
| 80 | TBLWTH | TBLWTH | Ws,Wd | Write Ws<7:0> to Prog<23:16> | 1 | 2 | None |
| 81 | TBLWTL | TBLWTL | Ws,Wd | Write Ws to Prog<15:0> | 1 | 2 | None |
| 82 | ULNK | ULNK | | Unlink Frame Pointer | 1 | 1 | SFA |
| 83 | XOR | XOR | f | f = f .XOR. WREG | 1 | 1 | N,Z |
| | | XOR | f,WREG | WREG = f .XOR. WREG | 1 | 1 | N,Z |
| | | XOR | #lit10,Wn | Wd = lit10 .XOR. Wd | 1 | 1 | N,Z |
| | | XOR | Wb,Ws,Wd | Wd = Wb .XOR. Ws | 1 | 1 | N,Z |
| | | XOR | Wb,#lit5,Wd | Wd = Wb .XOR. lit5 | 1 | 1 | N,Z |
| 84 | ZE | ZE | Ws,Wnd | Wnd = Zero-Extend Ws | 1 | 1 | C,Z,N |

TABLE 30-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Note 1: Th

1: This instruction is available in dsPIC33EPXXX(GP/MC/MU)806/810/814 devices only.

2: Read and Read-Modify-Write (e.g., bit operations and logical operations) on non-CPU SFRs incur an additional instruction cycle.








TABLE 32-22: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER TIMING REQUIREMENTS

| AC CHARACTERISTICS | | | $\begin{array}{llllllllllllllllllllllllllllllllllll$ | | | | |
|--------------------|-----------|---|--|---------------------|------|-------|---|
| Param. | Symbol | Characteristic ⁽¹⁾ | Min. | Тур. ⁽²⁾ | Max. | Units | Conditions |
| SY00 | Τρυ | Power-up Period | _ | 400 | 600 | μS | |
| SY10 | Tost | Oscillator Start-up Time | _ | 1024 Tosc | _ | | Tosc = OSC1 period |
| SY11 | TPWRT | Power-up Timer Period | _ | — | _ | _ | See Section 29.1 "Configuration Bits" and LPRC Parameters F21a and F21b (Table 32-20) |
| SY12 | Twdt | Watchdog Timer Time-out Period | _ | _ | _ | _ | See Section 29.4 "Watchdog Timer (WDT)" and LPRC Parameters F21a and F21b (Table 32-20) |
| SY13 | Tioz | I/O H <u>igh-Im</u> pedance from MCLR Low or Watchdog Timer Reset | 0.68 | 0.72 | 1.2 | μS | |
| SY20 | TMCLR | MCLR Pulse Width (low) | 2 | _ | _ | μS | |
| SY30 | TBOR | BOR Pulse Width (low) | 1 | _ | | μS | |
| SY35 | TFSCM | Fail-Safe Clock Monitor Delay | _ | 500 | 900 | μS | -40°C to +85°C |
| SY36 | TVREG | Voltage Regulator Standby-to-Active Mode Transition Time | _ | _ | 30 | μs | |
| SY37 | Toscdfrc | FRC Oscillator Start-up Delay | — | _ | 29 | μs | |
| SY38 | TOSCDLPRC | LPRC Oscillator Start-up Delay | | — | 70 | μs | |

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.






Example

34.0 PACKAGING INFORMATION

34.1 Package Marking Information


64-Lead QFN (9x9x0.9 mm)



| Legena | : XXX | Customer-specific information |
|--------|------------|---|
| | Y | Year code (last digit of calendar year) |
| | YY | Year code (last 2 digits of calendar year) |
| | WW | Week code (week of January 1 is week '01') |
| | NNN | Alphanumeric traceability code |
| | (e3) | Pb-free JEDEC designator for Matte Tin (Sn) |
| | * | This package is Pb-free. The Pb-free JEDEC designator ((e3)) |
| | | can be found on the outer packaging for this package. |
| | | |
| Note: | In the eve | nt the full Microchip part number cannot be marked on one line, it will |
| | be carried | d over to the next line, thus limiting the number of available |
| | characters | s for customer-specific information. |
| | | |

100-Lead Plastic Thin Quad Flatpack (PF) - 14x14x1 mm Body 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | N | ILLIMETER | S | |
|---------------------------|--------|------------------|----------|------|
| Dimension | Limits | MIN | NOM | MAX |
| Contact Pitch | E | | 0.50 BSC | |
| Contact Pad Spacing | C1 | | 15.40 | |
| Contact Pad Spacing | C2 | | 15.40 | |
| Contact Pad Width (X100) | X1 | | | 0.30 |
| Contact Pad Length (X100) | Y1 | | | 1.50 |
| Distance Between Pads | G | 0.20 | | |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2110B

dsPIC33EPXXX(GP/MC/MU)806/810/814 and PIC24EPXXX(GP/GU)810/814

APPENDIX A: REVISION HISTORY

Revision A (December 2009)

This is the initial released version of this document.

Revision B (July 2010)

This revision includes minor typographical and formatting changes throughout the data sheet text.

The major changes are referenced by their respective section in Table A-1.

| Section Name | Update Description |
|---|---|
| "High-Performance, 16-bit Digital | Removed reference to dual triggers for Motor Control Peripherals. |
| Signal Controllers and Microcontrollers" | Relocated the VBUSST pin in all pin diagrams (see " Pin Diagrams ", Table 2 and Table 3). |
| | Added SCK2, SDI2, SDO2 pins in pin location 4,5 and 6 respectively in 64-pin QFN. |
| | Added SCK2, SDI2, SDO2 pins in pin location 4,5 and 6 respectively in 64-pin TQFP. |
| | Added SCK2, SDI2, SDO2 pins in pin location 10,11 and 12 respectively in 100-pin TQFP. |
| | Added SCK2, SDI2, SDO2 pins in Table 2 and Table 3. |
| | Moved the RP30 pin to pin location 95, and the RP31 pin to pin location 96 in the 144-pin TQFP and 144-pin LQFP pin diagrams. |
| Section 1.0 "Device Overview" | Removed the SCL1 and SDA1 pins from the Pinout I/O Descriptions (see Table 1-1). |
| Section 2.0 "Guidelines for Getting Started with 16-bit Digital Signal Controllers and Microcontrollers" | Removed Section 2.8 "Configuration of Analog and Digital Pins During ICSP Operations" |
| Section 3.0 "CPU" | Added Note 4 to the CPU Status Register (SR) in Register 3-1. |
| | Added the VAR bit (CORCON<15>) to Register 3-2. |

TABLE A-1: MAJOR SECTION UPDATES