

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XE

Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	60 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	53
Program Memory Size	512KB (170K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	24K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 24x10/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep512mc806-e-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




FIGURE 4-3: DATA MEMORY MAP FOR dsPIC33EP512(GP/MC/MU)806/810/814 DEVICES WITH 52-KBYTE RAM

4.2.5 X AND Y DATA SPACES

The dsPIC33EPXXX(GP/MC/MU)806/810/814 core has two data spaces, X and Y. These data spaces can be considered either separate (for some DSP instructions), or as one unified linear address range (for MCU instructions). The data spaces are accessed using two Address Generation Units (AGUs) and separate data paths. This feature allows certain instructions to concurrently fetch two words from RAM, thereby enabling efficient execution of DSP algorithms such as Finite Impulse Response (FIR) filtering and Fast Fourier Transform (FFT).

The PIC24EPXXX(GP/GU)806/810/814 devices do not have a Y data space and a Y AGU. For these devices, the entire data space is treated as X data space.

The X data space is used by all instructions and supports all addressing modes. X data space has separate read and write data buses. The X read data bus is the read data path for all instructions that view data space as combined X and Y address space. It is also the X data prefetch path for the dual operand DSP instructions (MAC class).

The Y data space is used in concert with the X data space by the MAC class of instructions (CLR, ED, EDAC, MAC, MOVSAC, MPY, MPY.N and MSC) to provide two concurrent data read paths.

Both the X and Y data spaces support Modulo Addressing mode for all instructions, subject to addressing mode restrictions. Bit-Reversed Addressing mode is only supported for writes to X data space. Modulo Addressing and Bit-Reversed Addressing are not present in PIC24EPXXX(GP/ GU)806/810/814 devices.

All data memory writes, including in DSP instructions, view data space as combined X and Y address space. The boundary between the X and Y data spaces is device-dependent and is not user-programmable.

4.2.6 DMA RAM

Each dsPIC33EPXXX(GP/MC/MU)806/810/814 and PIC24EPXXX(GP/GU)810/814 device contains 4 Kbytes of dual ported DMA RAM located at the end of Y data RAM and is part of Y data space. Memory locations in the DMA RAM space are accessible simultaneously by the CPU and the DMA Controller module. DMA RAM is utilized by the DMA controller to store data to be transferred to various peripherals using DMA, as well as data transferred from various peripherals using DMA. The DMA RAM can be accessed by the DMA controller without having to steal cycles from the CPU. When the CPU and the DMA controller attempt to concurrently write to the same DMA RAM location, the hardware ensures that the CPU is given precedence in accessing the DMA RAM location. Therefore, the DMA RAM provides a reliable means of transferring DMA data without ever having to stall the CPU.

Note 1:	DMA	RAM	can	be	used	for	general
	purpo	se data	a stor	age	if the D	DMA	function
	is not	require	ed in a	an a	pplicat	ion.	

2: On PIC24EPXXX(GP/GU)806/810/814 devices, DMA RAM is located at the end of X data RAM and is part of X data space.

4.3 Program Memory Resources

Many useful resources related to the Program Memory are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en554310

4.3.1 KEY RESOURCES

- Section 4. "Program Memory" (DS70612) in the "dsPIC33E/PIC24E Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related *"dsPIC33E/PIC24E Family Reference Manual"* Sections
- Development Tools

4.4 Special Function Register Maps

Table 4-1 through Table 4-72 provide mapping tables for all Special Function Registers (SFRs).

TABLE	4-7:	INIE	RRUP	CONT	ROLLER	REGIST		FOR a	SPIC33	EPXXXGF	'806 AN	D PIC24	PXXXG	P806 DE	VICES (JED)
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IPC16	0860	_		CRCIP<2:0)>	_		U2EIP<2:0	>	—		U1EIP<2:0>	•	—	-	—		4440
IPC17	0862	_	(C2TXIP<2:0)>	_	(C1TXIP<2:0	>	_		DMA7IP<2:0	>	_	C	MA6IP<2:0	>	4444
IPC18	0864	_	_	_	_	_		_	_	_	F	SESMIP<2:	0>	_	_	_	_	4040
IPC20	0868	_	l	U3TXIP<2:0)>	_	ι	J3RXIP<2:0	>	_		U3EIP<2:0>	•	_	_	_	_	4440
IPC21	086A	_		U4EIP<2:0	>	_		_	_	_	_	_	_	_	_	_	_	4400
IPC22	086C	_		SPI3IP<2:0	>	_	5	SPI3EIP<2:0)>	_		U4TXIP<2:0	>	_	ι	J4RXIP<2:0>	>	4444
IPC23	086E	_	_	_	_	_		_	_	_		IC9IP<2:0>		_		C9IP<2:0>		4444
IPC24	0870	_	_	_	_	_		_	_	_	_	_	_	_	_	_	_	0044
IPC29	087A	_	[DMA9IP<2:	0>	_	[DMA8IP<2:0)>	_	_	_	_	_	_	_	_	4400
IPC30	087C	_		SPI4IP<2:0	>	_	5	SPI4EIP<2:0)>	_	DMA11IP<2:0>			_	D	MA10IP<2:0	>	4444
IPC31	087E	_		IC11IP<2:0	>	_	(C111P<2:0	>	_		IC10IP<2:0>	>	_	OC10IP<2:0>		>	4444
IPC32	0880	_	D	MA13IP<2	:0>	_	D	MA12IP<2:	0>	_		IC12IP<2:0>	>	_	0	OC12IP<2:0>		4444
IPC33	0882	_		IC13IP<2:0	>	_	(DC13IP<2:0	>	_	_	_	_	_	D	MA14IP<2:0	>	4404
IPC34	0884	_		IC15IP<2:0	>	_	(DC15IP<2:0	>	_		IC14IP<2:0>	>	_	0	0C14IP<2:0>	>	4444
IPC35	0886	_	_	_	_	_		ICDIP<2:0>	•	_		IC16IP<2:0>	>	_	0	0C16IP<2:0>	>	0444
INTCON1	08C0	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE	SFTACERR	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	—	0000
INTCON2	08C2	GIE	DISI	SWTRAP	—	_	_	—	—	-	—	—	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	8000
INTCON3	08C4	_	_	_	—	_	_	—	-	—	UAE	DAE	DOOVR	_	—	_	—	0000
INTCON4	08C6	_	—	_	_	_	_			—		—	_	_	—		SGHT	0000
INTTREG	08C8	_	—	—	_	_		ILR	<3:0>				VE	CNUM<7:0>				0000

TABLE 4-7: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33EPXXXGP806 AND PIC24EPXXXGP806 DEVICES ONLY (CONTINUED)

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Reset
QEI1CON	01C0	QEIEN	_	QEISIDL		PIMOD<2:0>		IMV<	<1:0>	_		INTDIV<2:0	>	CNTPOL	GATEN	CCM	<1:0>	0000
QEI1IOC	01C2	QCAPEN	FLTREN		QFDIV<2:0>		OUTFN	VC<1:0>	SWPAB	HOMPOL	IDXPOL	QEBPOL	QEAPOL	HOME	INDEX	QEB	QEA	000x
QEI1STAT	01C4	_	—	PCHEQIRQ	R PCHEQIEN PCLEQIRQ PCLEQIEN POSOVIRQ POSOVIEN PCIIRQ PCIIEN VELOVIRQ VELOVIEN HOMIRQ HOMIEN IDXIRQ IDXIEN (0000					
POS1CNTL	01C6		POSCNT<15:0> 000									0000						
POS1CNTH	01C8		POSCNT<31:16> 00											0000				
POS1HLD	01CA								POSHLD<15	:0>								0000
VEL1CNT	01CC								VELCNT<15	0>								0000
INT1TMRL	01CE								INTTMR<15:	0>								0000
INT1TMRH	01D0								INTTMR<31:	16>								0000
INT1HLDL	01D2								INTHLD<15:	0>								0000
INT1HLDH	01D4								INTHLD<31:1	6>								0000
INDX1CNTL	01D6								INDXCNT<15	:0>								0000
INDX1CNTH	01D8							I	NDXCNT<31:	16>								0000
INDX1HLD	01DA								INDXHLD<15	:0>								0000
QEI1GECL	01DC								QEIGEC<15	0>								0000
QEI1ICL	01DC								QEIIC<15:0	>								0000
QEI1GECH	01DE								QEIGEC<31:	16>								0000
QEI1ICH	01DE		QEIIC<31:16> 0000															
QEI1LECL	01E0	QEILEC<15:0> 0000																
QEI1LECH	01E2	QEILEC<31:16> 0000																

TABLE 4-20: QEI1 REGISTER MAP FOR dsPIC33EPXXX(MC/MU)806/810/814 DEVICES ONLY

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

	• · .	••••••	.,	-, 0/										-	_			
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1MODE	0220	UARTEN	_	USIDL	IREN	RTSMD	_	UEN<	<1:0>	D> WAKE LPBACK ABAUD URXINV BRGH PDSEL<1:0> STS				STSEL	0000			
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXIS	SEL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U1TXREG	0224	_	_	_	_	—	_	_		UARTx Transmit Register						XXXX		
U1RXREG	0226	_	_	_		—	_	—				UART	xReceive R	egister				0000
U1BRG	0228							Baud	Rate Gen	erator Pres	scaler							0000
U2MODE	0230	UARTEN		USIDL	IREN	RTSMD	—	UEN<	<1:0>	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSE	L<1:0>	STSEL	0000
U2STA	0232	UTXISEL1	UTXINV	UTXISEL0		UTXBRK	UTXEN	UTXBF	TRMT	URXIS	SEL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U2TXREG	0234	—				—	—	—				UART	k Transmit F	Register				XXXX
U2RXREG	0236	_				—	_	_				UART	x Receive R	Register				0000
U2BRG	0238							Baud	Rate Gen	erator Pres	scaler							0000
U3MODE	0250	UARTEN	_	USIDL	IREN	RTSMD	—	UEN<	<1:0>	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSE	L<1:0>	STSEL	0000
U3STA	0252	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXIS	SEL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U3TXREG	0254	—	_	_	_	—	_	—				UART	x Transmit F	Register				xxxx
U3RXREG	0256	—	—	—	—	—	_					UART	x Receive R	legister				0000
U3BRG	0258							Baud	Rate Gen	erator Pres	scaler	-	-				-	0000
U4MODE	02B0	UARTEN	_	USIDL	IREN	RTSMD	_	UEN<	<1:0>	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSE	L<1:0>	STSEL	0000
U4STA	02B2	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXIS	SEL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U4TXREG	02B4	_	_	_	_	_	_	_				UART	k Transmit F	Register				xxxx
U4RXREG	02B6	_	_	—	_	-	_	—				UART	x Receive R	legister				0000
U4BRG	02B8	B8 Baud Rate Generator Prescaler 00										0000						

TABLE 4-23: UART1, UART2, UART3 and UART4 REGISTER MAP

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

8.1 DMA Resources

Many useful resources related to DMA are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en554310

8.1.1 KEY RESOURCES

- Section 22. "Direct Memory Access (DMA)" (DS70348) in the "dsPIC33E/PIC24E Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related *"dsPIC33E/PIC24E Family Reference Manual"* Sections
- Development Tools

8.2 DMA Control Registers

Each DMAC Channel x (where x = 0 through 14) contains the following registers:

- 16-Bit DMA Channel Control register (DMAxCON)
- 16-Bit DMA Channel IRQ Select register (DMAxREQ)
- 32-Bit DMA RAM Primary Start Address register (DMAxSTA)
- 32-Bit DMA RAM Secondary Start Address register (DMAxSTB)
- 16-Bit DMA Peripheral Address register (DMAxPAD)
- 14-Bit DMA Transfer Count register (DMAxCNT)

Additional status registers (DMAPWC, DMARQC, DMAPPS, DMALCA and DSADR) are common to all DMAC channels. These status registers provide information on write and request collisions, as well as on last address and channel access information.

The DMA Interrupt Flags (DMAxIF) are located in an IFSx register in the interrupt controller. The corresponding interrupt enable control bits (DMAxIE) are located in an IECx register in the interrupt controller, and the corresponding interrupt priority control bits (DMAxIP) are located in an IPCx register in the interrupt control bits (DMAxIP) are located in an IPCx register in the interrupt controller.

REGISTER 11-12: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				OCFBR<6:0>			
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		10110		OCFAR<6:0>		10110	1010 0
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, rea	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
	(see Table 11-	-2 for input pin			oo oonoop	<u>g</u>	In Pin bits
	1111111 = In 0000001 = In	-2 for input pin aput tied to RP1 aput tied to CMI aput tied to Vss	selection nun I27 P1				
bit 7	1111111 = In	put tied to RP1	selection nun 127 P1				

REGISTER 11-16:	RPINR15: PERIPHERAL PIN SELECT INPUT REGISTER 15
	(dsPIC33EPXXXMU806/810/814 DEVICES ONLY)

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—			ŀ	HOME1R<6:0>	.(1)				
bit 15							bit 8		
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
				INDX1R<6:0>	(1)				
bit 7							bit 0		
<u> </u>									
Legend: R = Readab	le hit	W = Writable ł	nit	II = I Inimplen	nented hit re:	n' as he			
R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown									
	11111111 =	1-2 for input pin a Input tied to RP1	27	iders)					
		Input tied to CMF Input tied to Vss	21						
bit 7		nted: Read as '0)'						
bit 6-0	(see Table 1	D>: Assign QEI1 1-2 for input pin Input tied to RP1	selection num		responding R	Pn/RPIn Pin bits ⁱ	(1)		
		Input tied to CMF Input tied to Vss	21						

Note 1: These bits are available on dsPIC33EPXXX(MC/MU)806/810/814 devices only.

REGISTER 11-17: RPINR16: PERIPHERAL PIN SELECT INPUT REGISTER 16 (dsPIC33EPXXXMU806/810/814 DEVICES ONLY)

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
				QEB2R<6:0>(1)		
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				QEA2R<6:0>(1)		
bit 7							bit C
Legend:							
R = Readab		W = Writable		•	nented bit, rea		
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
	1111111 = I	I-2 for input pin nput tied to RP [*] nput tied to CM nput tied to Vss	127 P1				
bit 7	Unimplemer	nted: Read as '	0'				
bit 6-0	(see Table 11	Assign A (QE I-2 for input pin nput tied to RP ²	selection nun		n/RPIn Pin bil	_S (1)	

Note 1: These bits are available on dsPIC33EPXXX(MC/MU)806/810/814 devices only.

dsPIC33EPXXX(GP/MC/MU)806/810/814 and PIC24EPXXX(GP/GU)810/814

REGISTER 11-49: RPOR5: PERIPHERAL PIN SELECT OUTPUT REGISTER 5

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—	—			RP84	R<5:0>					
bit 15							bit 8			
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	_	RP82R<5:0>								

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
-----------	----------------------------

bit 7

bit 13-8	RP84R<5:0>: Peripheral Output Function is Assigned to RP84 Output Pin bits (see Table 11-3 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
	RROOR (F.O.) Design based Output Function is Assigned to RROO Output Dis hits

bit 5-0 **RP82R<5:0>:** Peripheral Output Function is Assigned to RP82 Output Pin bits (see Table 11-3 for peripheral function numbers)

REGISTER 11-50: RPOR6: PERIPHERAL PIN SELECT OUTPUT REGISTER 6

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	—		RP87R<5:0>						
bit 15							bit 8		

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—	RP85R<5:0>						
bit 7							bit 0	

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	id as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP87R<5:0>:** Peripheral Output Function is Assigned to RP87 Output Pin bits (see Table 11-3 for peripheral function numbers)

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP85R<5:0>:** Peripheral Output Function is Assigned to RP85 Output Pin bits (see Table 11-3 for peripheral function numbers)

bit 0

dsPIC33EPXXX(GP/MC/MU)806/810/814 and PIC24EPXXX(GP/GU)810/814

REGISTER 11-53: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTER 9

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP101R<5:0>					
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—	RP100R<5:0>						
bit 7							bit 0	

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
-----------	----------------------------

bit 13-8	RP101R<5:0>: Peripheral Output Function is Assigned to RP101Output Pin bits
	(see Table 11-3 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'

bit 5-0 **RP100R<5:0>:** Peripheral Output Function is Assigned to RP100 Output Pin bits (see Table 11-3 for peripheral function numbers)

REGISTER 11-54: RPOR10: PERIPHERAL PIN SELECT OUTPUT REGISTER 10

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	-	—	—	—	—
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	—		RP102R<5:0>						
bit 7							bit 0		

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-6 Unimplemented: Read as '0'

bit 5-0 **RP102R<5:0>:** Peripheral Output Function is Assigned to RP102 Output Pin bits (see Table 11-3 for peripheral function numbers)

12.2 Timer1 Control Register

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
TON ⁽¹⁾	_	TSIDL	_		—	_					
bit 15							bit 8				
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0				
	TGATE	TCKP	S<1:0>	_	TSYNC ⁽¹⁾	TCS ⁽¹⁾	_				
bit 7							bit (
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own				
		o (1)									
bit 15	TON: Timer1 1 = Starts 16-	bit Timer1									
bit 14	0 = Stops 16- Unimplemen		0'								
bit 13	-										
		TSIDL: Timer1 Stop in Idle Mode bit L = Discontinues module operation when device enters Idle mode									
		s module opera									
bit 12-7	Unimplemen	ted: Read as '	0'								
bit 6	TGATE: Time	GATE: Timer1 Gated Time Accumulation Enable bit									
	<u>When TCS = 1:</u> This bit is ignored.										
	When TCS = 0:										
	1 = Gated time accumulation is enabled										
	0 = Gated tim	e accumulatio	n is disabled								
bit 5-4	TCKPS<1:0> Timer1 Input Clock Prescale Select bits										
	11 = 1:256										
	10 = 1:64 01 = 1:8										
	00 = 1:1										
bit 3	Unimplemen	ted: Read as '	0'								
bit 2	TSYNC: Time	er1 External Cl	ock Input Syn	chronization Se	elect bit ⁽¹⁾						
	When TCS = 1:										
	 1 = Synchronizes external clock input 0 = Does not synchronize external clock input 										
	0 = Does not synchronize external clock input When TCS = 0:										
	This bit is igno										
bit 1	TCS: Timer1	Clock Source	Select bit ⁽¹⁾								
	1 = External c 0 = Internal cl	clock from T1C ock (FP)	K pin (on the	rising edge)							
	Unimplemen										

REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER

Note 1: When Timer1 is enabled in External Synchronous Counter mode (TCS = 1, TSYNC = 1, TON = 1), any attempts by user software to write to the TMR1 register are ignored.




FIGURE 13-3: TYPE B/TYPE C TIMER PAIR BLOCK DIAGRAM (32-BIT TIMER)

13.1 Timer Resources

Many useful resources related to timers are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en554310

13.1.1 KEY RESOURCES

- Section 11. "Timers" (DS70362) in the "dsPIC33E/PIC24E Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related *"dsPIC33E/PIC24E Family Reference Manual"* Sections
- · Development Tools

14.2 Input Capture Control Registers

U-0 R/W-0 R/W-0 U-0 U-0 R/W-0 R/W-0 U-0 ICSIDL ICTSEL<2:0> bit 15 bit 8 U-0 R/W-0 R/W-0 R/HC/HS-0 R/HC/HS-0 R/W-0 R/W-0 R/W-0 ICI<1:0> ICOV **ICBNE** ICM<2:0> bit 7 bit 0 Legend: R = Readable bit HC = Hardware Clearable bit HS = Hardware Settable bit '0' = Bit is cleared -n = Value at POR W = Writable bit U = Unimplemented bit, read as '0' bit 15-14 Unimplemented: Read as '0' bit 13 ICSIDL: Input Capture Stop in Idle Control bit 1 = Input capture will Halt in CPU Idle mode 0 = Input capture will continue to operate in CPU Idle mode bit 12-10 ICTSEL<12:10>: Input Capture Timer Select bits 111 = Peripheral clock (FP) is the clock source of the ICx 110 = Reserved 101 = Reserved 100 = Clock source of T1CLK is the clock source of the ICx (only the synchronous clock is supported) 011 = Clock source of T5CLK is the clock source of the ICx 010 = Clock source of T4CLK is the clock source of the ICx 001 = Clock source of T2CLK is the clock source of the ICx 000 = Clock source of T3CLK is the clock source of the ICx bit 9-7 Unimplemented: Read as '0' bit 6-5 ICI<1:0>: Number of Captures per Interrupt Select bits (this field is not used if ICM<2:0> = 001 or 111) 11 = Interrupt on every fourth capture event 10 = Interrupt on every third capture event 01 = Interrupt on every second capture event 00 = Interrupt on every capture event bit 4 ICOV: Input Capture Overflow Status Flag bit (read-only) 1 = Input capture buffer overflow occurred 0 = No input capture buffer overflow occurred bit 3 ICBNE: Input Capture Buffer Not Empty Status bit (read-only) 1 = Input capture buffer is not empty, at least one more capture value can be read 0 = Input capture buffer is empty bit 2-0 ICM<2:0>: Input Capture Mode Select bits 111 = Input capture functions as interrupt pin only in CPU Sleep and Idle modes (rising edge detect only, all other control bits are not applicable) 110 = Unused (module disabled) 101 = Capture mode, every 16th rising edge (Prescaler Capture mode) 100 = Capture mode, every 4th rising edge (Prescaler Capture mode) 011 = Capture mode, every rising edge (Simple Capture mode) 010 = Capture mode, every falling edge (Simple Capture mode) 001 = Capture mode, every edge rising and falling (Edge Detect mode (ICI<1:0>) is not used in this mode) 000 = Input capture module is turned off

REGISTER 14-1: ICxCON1: INPUT CAPTURE x CONTROL REGISTER 1

dsPIC33EPXXX(GP/MC/MU)806/810/814 and PIC24EPXXX(GP/GU)810/814

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
FRMEN	SPIFSD	FRMPOL		_			—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
		—	—			FRMDLY	SPIBEN
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	oit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			
bit 15		med SPIx Supp		_			
				cpin is used as	a Frame Sync	: pulse input/out	out)
h:+ 1 4		SPIx support is o		ntual hit			
bit 14		me Sync Pulse /nc pulse input (ntroi dit			
	,	/nc pulse input (· /				
bit 13	-	ame Sync Pulse	. ,				
		/nc pulse is acti	-				
	0 = Frame Sync pulse is active-low						
bit 12-2	Unimplemen	ited: Read as 'd)'				
bit 1	FRMDLY: Fra	ame Sync Pulse	Edge Select	t bit			
	,	/nc pulse coinci					
1.11.0	-	/nc pulse prece		DIT CIOCK			
bit 0		nanced Buffer E					
		d Buffer is enab d Buffer is disab		d mode)			

REGISTER 18-3: SPIXCON2: SPIX CONTROL REGISTER 2

20.3 UARTx Registers

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0		
UARTEN ⁽¹⁾	—	USIDL	IREN ⁽²⁾	RTSMD	—	UEN	<1:0>		
bit 15							bit 8		
R/W-0, HC	R/W-0	R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEI	-	STSEL		
bit 7	LFDACK	ABAUD	URAINV	BRGH	FDGEI	_<1.0>	bit (
Legend:		HC = Hardwa	re Clearable b	bit					
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 15	UARTEN: UA	RTx Enable bi	t(1)						
					y UARTx as defin y port latches; L				
bit 14	Unimplemen	ted: Read as '	0'						
bit 13	USIDL: UART	Tx Stop in Idle	Mode bit						
		ues module op s module oper			Idle mode				
bit 12	IREN: IrDA [®] Encoder and Decoder Enable bit ⁽²⁾								
	 1 = IrDA encoder and decoder are enabled 0 = IrDA encoder and decoder are disabled 								
bit 11	RTSMD: Mod	le Selection for	UxRTS Pin b	it					
		in in Simplex n in in Flow Con							
bit 10	Unimplemen	ted: Read as '	0'						
bit 9-8	UEN<1:0>: ∪	ARTx Pin Enal	ole bits						
	10 = UxTX, U 01 = UxTX, U	JxRX, UxCTS a JxRX and UxR nd UxRX pins a	and UxRTS pi TS pins are er	ns are enableo nabled an <u>d use</u>	d; UxCTS pin is d an <u>d used</u> ed; UxC <u>TS pin is</u> S and UxRTS/F	s controlled by	port latches		
bit 7	WAKE: Wake	-up on Start Bi	t Detect Durin	g Sleep Mode	Enable bit				
	hardware	ontinues to sar on following ri -up is enabled	•	K pin; interrupt	is generated or	n falling edge; b	it is cleared in		
bit 6		RTx Loopback	Mode Select	bit					
	1 = Enables I	Loopback mod	е						
DIL O	0 = Loopback	k mode is disal							
	-	k mode is disal p-Baud Enable							
bit 5	ABAUD: Auto	o-Baud Enable	bit surement on t		eter – requires re	eception of a S	ync field (55h		

REGISTER 20-1: UxMODE: UARTx MODE REGISTER

© 2009-2012 Microchip Technology Inc.

2: This feature is only available for the 16x BRG mode (BRGH = 0).

dsPIC33EPXXX(GP/MC/MU)806/810/814 and PIC24EPXXX(GP/GU)810/814

R-0	R-0 TERRO	R-0 CNT<7:0>	R-0	R-0	R-0
	TERRO	CNT<7:0>			
					bit 8
R-0	R-0	R-0	R-0	R-0	R-0
	RERRO	CNT<7:0>			
					bit 0
' = Writable bit		U = Unimpleme	nted bit, re	ad as '0'	
-n = Value at POR '1' = Bit is set		'0' = Bit is cleare	ed	x = Bit is unknown	
	/ = Writable bit	RERRO	RERRCNT<7:0>	RERRCNT<7:0>	<pre>RERRCNT<7:0></pre>

REGISTER 21-8:	CXEC: ECANX TRANSMIT/RECEIVE ERROR COUNT REGISTER

bit 15-8	TERRCNT<7:0>: Transmit Error Count bits
bit 7-0	RERRCNT<7:0>: Receive Error Count bits

REGISTER 21-9: CxCFG1: ECANx BAUD RATE CONFIGURATION REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	_		—	—
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
SJW<1:0>			BRP<5:0>					
bit 7							bit 0	

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	Unimplemented: Read as '0'					
bit 7-6	SJW<1:0>: Synchronization Jump Width bits					
	11 = Length is 4 x TQ 10 = Length is 3 x TQ 01 = Length is 2 x TQ 00 = Length is 1 x TQ					
bit 5-0	BRP<5:0>: Baud Rate Prescaler bits					
	11 1111 = TQ = 2 x 64 x 1/FCAN					
	•					
	•					
	•					
	00 0010 = TQ = 2 x 3 x 1/FCAN 00 0001 = TQ = 2 x 2 x 1/FCAN 00 0000 = TQ = 2 x 1 x 1/FCAN					

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	_	—	_	—	_
bit 15							bit 8
R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC	U-0	U-0
	ENDPT	<3:0> ⁽²⁾		DIR	PPBI ⁽¹⁾	—	_
bit 7							bit (
Legend:		U = Unimplen	nented bit, read	1 as '0'			
R = Readable	e bit	W = Writable		HSC = Hardw	are Settable/C	learable bit	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
	ENDPT<3:0> (represents th		t Activity Numb	er bits T updated by th	ne last USB tra	nsfer) ⁽²⁾	
	ENDPT<3:0>	: Last Endpoint le number of th pint 15	t Activity Numb		ne last USB tra	nsfer) ⁽²⁾	
	ENDPT<3:0> (represents the 1111 = Endpo	: Last Endpoint le number of th bint 15 bint 14 bint 1	t Activity Numb		ne last USB tra	nsfer) ⁽²⁾	
bit 7-4	ENDPT<3:0> (represents th 1111 = Endpo 1110 = Endpo • • • • 0001 = Endpo 0000 = Endpo	: Last Endpoint le number of th bint 15 bint 14 bint 1	t Activity Numb e endpoint BD	T updated by th	ne last USB tra	nsfer) ⁽²⁾	
bit 7-4	ENDPT<3:0> (represents th 1111 = Endpo 1110 = Endpo • • • • • • • • • • • • • • • • • • •	: Last Endpoint le number of th bint 15 bint 14 bint 1 bint 1	t Activity Numb e endpoint BD Direction Indica s a transmit tra	T updated by th itor bit nsfer (TX)	ne last USB tra	nsfer) ⁽²⁾	
bit 15-8 bit 7-4 bit 3 bit 2	ENDPT<3:0> (represents th 1111 = Endpo 1110 = Endpo • • • • • • • • • • • • • • • • • • •	: Last Endpoint le number of th pint 15 pint 14 pint 1 fer Descriptor I transaction was	t Activity Numb e endpoint BD Direction Indica s a transmit tra s a receive tran	T updated by th itor bit nsfer (TX) isfer (RX)	ne last USB tra	nsfer) ⁽²⁾	
bit 7-4	ENDPT<3:0> (represents th 1111 = Endpo 1110 = Endpo • • • • • • • • • • • • • • • • • • •	: Last Endpoint le number of th bint 15 bint 14 bint 0 fer Descriptor I transaction was transaction was ong Buffer Des transaction was	Direction Indicates a transmit trans criptor Pointer to the ODD b	T updated by th itor bit nsfer (TX) isfer (RX)	bank	nsfer) ⁽²⁾	

Note 1: This bit is only valid for endpoints with available EVEN and ODD buffer descriptor registers.

2: In Host mode, all transactions are processed through Endpoint 0 and the Endpoint 0 BDTs. Therefore, ENDPT<3:0> will always read as '0000'.

REGISTER 26-6: RTCVAL (WHEN RTCPTR<1:0> = 01): WEEKDAY AND HOURS VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
_	—	—	_	—		WDAY<2:0>	
bit 15							bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	HRTEN	V<1:0>		HRON	NE<3:0>	
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpleme	ented bit, rea	d as '0'	
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown				
bit 15-11	Unimplemen	ited: Read as '0	o'				
bit 10-8	WDAY<2:0>:	Binary Coded	Decimal Valu	ie of Weekday Di	git bits		

bit 10-8	WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit bits
	Contains a value from 0 to 6.
bit 7-6	Unimplemented: Read as '0'
bit 5-4	HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit bits
	Contains a value from 0 to 2.
bit 3-0	HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit bits
	Contains a value from 0 to 9.

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 26-7: RTCVAL (WHEN RTCPTR<1:0> = 00): MINUTES AND SECONDS VALUE REGISTER

U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_		MINTEN<2:0>			MINON	E<3:0>	
bit 15							bit 8
U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x

—	SECTEN<2:0>	SECONE<3:0>
bit 7		bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	Unimplemented: Read as '0'
bit 14-12	MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit bits
	Contains a value from 0 to 5.
bit 11-8	MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit bits
	Contains a value from 0 to 9.
bit 7	Unimplemented: Read as '0'
bit 6-4	SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit bits
	Contains a value from 0 to 5.
bit 3-0	SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit bits
	Contains a value from 0 to 9.

© 2009-2012 Microchip Technology Inc.

REGISTER 28-6: PADCFG1: PAD CONFIGURATION CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—		—	—	—	—	RTSECSEL	PMPTTL
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			wn

bit 15-2 Unimplemented: Read as '0'

bit 1 Not used by the PMP module.

bit 0 PMPTTL: PMP Module TTL Input Buffer Select bit

1 = PMP module uses TTL input buffers

0 = PMP module uses Schmitt Trigger input buffers