

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

 $= K \in$

Betalls	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	53
Program Memory Size	512KB (170K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	24K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 24x10/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-VQFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep512mc806-i-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 4	4-9:	TIME	R1 THR	ROUGH	TIMER9	REGIS	TER MA	Р										
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	0100								Timer1	Register								XXXX
PR1	0102								Period F	Register 1								FFFF
T1CON	0104	TON	_	TSIDL	_	_	_	—	—		TGATE	TCKP	S<1:0>	—	TSYNC	TCS		0000
TMR2	0106								Timer2	Register							•	XXXX
TMR3HLD	0108						Time	r3 Holding	Register (fo	r 32-bit time	er operations	only)						XXXX
TMR3	010A								Timer3	Register								XXXX
PR2	010C								Period F	Register 2								FFFF
PR3	010E								Period F	Register 3								FFFF
T2CON	0110	TON	_	TSIDL	_	_	_	_	—		TGATE	TCKP	S<1:0>	T32	—	TCS		0000
T3CON	0112	TON	_	TSIDL	_	_	_	_			TGATE	TCKP	S<1:0>	_	—	TCS		0000
TMR4	0114		•	•	•	•	•		Timer4	Register					•	•		XXXX
TMR5HLD	0116						Ti	mer5 Holdir	ng Register	(for 32-bit o	perations or	ıly)						XXXX
TMR5	0118								Timer5	Register								XXXX
PR4	011A								Period F	Register 4								FFFF
PR5	011C								Period F	Register 5								FFFF
T4CON	011E	TON	—	TSIDL	_	_	_	_	_		TGATE	TCKP	S<1:0>	T32	—	TCS		0000
T5CON	0120	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKP	S<1:0>	_	_	TCS	_	0000
TMR6	0122								Timer6	Register								XXXX
TMR7HLD	0124						Ti	mer7 Holdir	ng Register	(for 32-bit o	perations or	ıly)						XXXX
TMR7	0126								Timer7	Register								XXXX
PR6	0128								Period F	Register 6								FFFF
PR7	012A								Period F	Register 7								FFFF
T6CON	012C	TON	—	TSIDL	—	_	_	_	_		TGATE	TCKP	S<1:0>	T32	—	TCS		0000
T7CON	012E	TON	—	TSIDL	_	_	_	_	_		TGATE	TCKP	S<1:0>	—	—	TCS	—	0000
TMR8	0130								Timer8	Register	•							XXXX
TMR9HLD	0132						Ti	mer9 Holdir	ng Register	(for 32-bit o	perations or	nly)						XXXX
TMR9	0134								Timer9	Register								XXXX
PR8	0136								Period F	Register 8								FFFF
PR9	0138		-			-			Period F	Register 9								FFFF
T8CON	013A	TON	_	TSIDL	—			—	—		TGATE	TCKP	S<1:0>	T32	—	TCS		0000
T9CON	013C	TON	_	TSIDL	_	_	_	_	_		TGATE	TCKP	S<1:0>	—	_	TCS	_	0000

dsPIC33EPXXX(GP/MC/MU)806/810/814 and PIC24EPXXX(GP/GU)810/814

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-33:ECAN2 REGISTER MAP WHEN WIN (C2CTRL<0>) = 1

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
_	0500- 051E		•	•	•	•		•	See Ta	ble 4-31	•	•		•	•		•	-
C2BUFPNT1	0520		F3BF	><3:0>			F2BP	<3:0>		F1BP<3:0> F0BP<3:0>							0000	
C2BUFPNT2	0522		F7BF	><3:0>			F6BP	<3:0>			F5BP	<3:0>			F4BI	><3:0>		0000
C2BUFPNT3	0524		F11BP<3:0> F10BP<3:0>								F9BP	<3:0>			F8BI	><3:0>		0000
C2BUFPNT4	0526		F15BP<3:0> F14BP<3:0>							F13BF	P<3:0>			F12B	P<3:0>		0000	
C2RXM0SID	0530		SID<10:3>							SID<2:0>		_	MIDE	_	EID<'	17:16>	xxxx	
C2RXM0EID	0532		EID<15:8>									EID<	<7:0>				xxxx	
C2RXM1SID	0534				SID<	10:3>					SID<2:0>		_	MIDE	_	EID<'	17:16>	XXXX
C2RXM1EID	0536				EID<	15:8>							EID<	<7:0>				XXXX
C2RXM2SID	0538				SID<	10:3>					SID<2:0>		_	MIDE	_	EID<'	17:16>	XXXX
C2RXM2EID	053A				EID<	15:8>							EID<	<7:0>				XXXX
C2RXF0SID	0540				SID<	10:3>					SID<2:0>		_	EXIDE	_	EID<'	17:16>	XXXX
C2RXF0EID	0542				EID<	15:8>							EID<	<7:0>				XXXX
C2RXF1SID	0544				SID<	10:3>					SID<2:0>		—	EXIDE	_	EID<'	17:16>	XXXX
C2RXF1EID	0546				EID<	15:8>							EID<	<7:0>				XXXX
C2RXF2SID	0548				SID<	10:3>					SID<2:0>		—	EXIDE	_	EID<'	17:16>	XXXX
C2RXF2EID	054A				EID<	15:8>							EID<	<7:0>				XXXX
C2RXF3SID	054C				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<'	17:16>	XXXX
C2RXF3EID	054E				EID<	15:8>							EID<	<7:0>				xxxx
C2RXF4SID	0550				SID<	10:3>					SID<2:0>		_	EXIDE	—	EID<'	17:16>	xxxx
C2RXF4EID	0552				EID<	15:8>							EID<	<7:0>				xxxx
C2RXF5SID	0554				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<'	17:16>	xxxx
C2RXF5EID	0556				EID<	15:8>							EID<	<7:0>	1			XXXX
C2RXF6SID	0558				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<'	17:16>	XXXX
C2RXF6EID	055A				EID<	15:8>							EID<	<7:0>	1			XXXX
C2RXF7SID	055C				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<'	17:16>	XXXX
C2RXF7EID	055E				EID<	15:8>							EID<	<7:0>				xxxx
C2RXF8SID	0560				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<'	17:16>	xxxx
C2RXF8EID	0562				EID<	15:8>							EID<	<7:0>	1			XXXX
C2RXF9SID	0564				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<'	17:16>	XXXX
C2RXF9EID	0566				EID<	15:8>							EID<	<7:0>				XXXX
C2RXF10SID	0568				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<'	17:16>	XXXX
C2RXF10EID	056A				EID<	15:8>							EID<	<7:0>				xxxx
C2RXF11SID	056C				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<'	17:16>	XXXX

Legend: x = unknown value on Reset, -- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

5.4 Flash Program Memory Resources

Many useful resources related to Flash program memory are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en554310

5.4.1 KEY RESOURCES

- Section 5. "Flash Programming" (DS70609) in the "dsPIC33E/PIC24E Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related "dsPIC33E/PIC24E Family Reference Manual" Sections
- Development Tools

5.5 Control Registers

Four SFRs are used to read and write the program Flash memory: NVMCON, NVMKEY, NVMADRU and NVMADR.

The NVMCON register (Register 5-1) controls which blocks are to be erased, which memory type is to be programmed and the start of the programming cycle.

NVMKEY (Register 5-4) is a write-only register that is used for write protection. To start a programming or erase sequence, the user application must consecutively write 0x55 and 0xAA to the NVMKEY register.

There are two NVM Address registers: NVMADRU and NVMADR. These two registers, when concatenated, form the 24-bit Effective Address (EA) of the selected row or word for programming operations, or the selected page for erase operations.

The NVMADRU register is used to hold the upper 8 bits of the EA, while the NVMADR register is used to hold the lower 16 bits of the EA.

							D •
U-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
	PPST14	PPST13	PPST12	PPST11	PPST10	PPST9	PPST8
bit 15							bit
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
PPST7	PPST6	PPST5	PPST4	PPST3	PPST2	PPST1	PPST0
bit 7	11010	11010	11011	11010	11012		bit
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown
			e.1				
bit 15	-	ted: Read as '					
bit 14		annel 14 Ping-I	-	atus Flag bit			
		314 register se 14 register sel					
bit 13		annel 13 Ping-F		atus Elao bit			
		B13 register se	-				
		13 register sel					
bit 12	PPST12: Cha	annel 12 Ping-I	ong Mode Sta	atus Flag bit			
		312 register se					
	0 = DMASTA	12 register sel	ected				
bit 11		annel 11 Ping-F	-	atus Flag bit			
		311 register se 11 register sel					
bit 10		annel 10 Ping-F		atus Elag hit			
		310 register se	-	atus i lag bit			
		10 register sel					
bit 9	PPST9: Char	nnel 9 Ping-Po	ng Mode Statu	s Flag bit			
		39 register sele	-	0			
	0 = DMASTA	.9 register sele	cted				
bit 8		nnel 8 Ping-Po	-	s Flag bit			
		38 register sele					
bit 7		N8 register sele Nnel 7 Ping-Pol		e Elog bit			
		B7 register sele	-	S Flag bit			
		A7 register sele					
bit 6		nnel 6 Ping-Po		s Flag bit			
		36 register sele		0			
	0 = DMASTA	6 register sele	cted				
bit 5	PPST5: Char	nnel 5 Ping-Po	ng Mode Statu	s Flag bit			
		35 register sele					
		5 register sele					
bit 4		nnel 4 Ping-Pol	-	s ⊢lag bit			
		34 register sele 4 register sele					
bit 3		nel 3 Ping-Po		s Elan hit			
		-	-	s i lay bit			
	1 = DMASTE	33 register sele	ected				

- ------

11.5 I/O Helpful Tips

- In some cases, certain pins, as defined in 1. Table 32-9 in Section 32.0 "Electrical Characteristics" under "Injection Current", have internal protection diodes to VDD and VSS; the term "Injection Current" is also referred to as "Clamp Current". On designated pins, with sufficient external current-limiting precautions by the user, I/O pin input voltages are allowed to be greater or less than the data sheet absolute maximum ratings with respect to the VSS and VDD supplies. Note that when the user application forward biases either of the high or low side internal input clamp diodes, that the resulting current being injected into the device that is clamped internally by the VDD and VSS power rails, may affect the ADC accuracy by four to six counts.
- 2. I/O pins that are shared with any analog input pin, (i.e., ANx, see Table 1-1 in Section 1.0 "Device Overview"), are always analog pins by default after any Reset. Consequently, configuring a pin as an analog input pin, automatically disables the digital input pin buffer and any attempt to read the digital input level by reading PORTx or LATx will always return a '0', regardless of the digital logic level on the pin. To use a pin as a digital I/O pin on a shared analog pin (see Table 1-1 in Section 1.0 "Device Overview"), the user application needs to configure the Analog Pin Configuration registers in the I/O ports module (i.e., ANSELx) by setting the appropriate bit that corresponds to that I/O port pin to a '0'.
- **Note:** Although it is not possible to use a digital input pin when its analog function is enabled, it is possible to use the digital I/O output function, TRISx = 0x0, while the analog function is also enabled. However, this is not recommended, particularly if the analog input is connected to an external analog voltage source, which would create signal contention between the analog signal and the output pin driver.
- 3. Most I/O pins have multiple functions. Referring to the device pin diagrams in the data sheet, the priorities of the functions allocated to any pins are indicated by reading the pin name from left to right. The left most function name takes precedence over any function to its right in the naming convention. For example: AN16/T2CK/T7CK/RC1; this indicates that AN16 is the highest priority in this example and will supersede all other functions to its right in the list. Those other functions to its right, even if enabled, would not work as long as any other function to its left was enabled. This rule applies to all of the functions listed for a given pin. Dedicated peripheral functions are always higher priority than remappable functions. I/O pins are always the lowest priority.

- 4. Each pin has an internal weak pull-up resistor and pull-down resistor that can be configured using the CNPUx and CNPDx registers, respectively. These resistors eliminate the need for external resistors in certain applications. The internal pull-up is up to ~(VDD-0.8), not VDD. This value is still above the minimum VIH of CMOS and TTL devices.
- 5. When driving LEDs directly, the I/O pin can source or sink more current than what is specified in the VOH/IOH and VOL/IOL DC characteristic specification. The respective IOH and IOL current rating only applies to maintaining the corresponding output at or above the VOH and at or below the VOL levels. However, for LEDs, unlike digital inputs of an externally connected device, they are not governed by the same minimum VIH/VIL levels. An I/O pin output can safely sink or source any current less than that listed in the absolute maximum rating section of the data sheet. For example:

VOH = 2.4v @ IOH = -8 mA and VDD = 3.3V

The maximum output current sourced by any 8 mA I/O pin = 12 mA.

LED source current < 12 mA is technically permitted. Refer to the VOH/IOH graphs in **Section 32.0 "Electrical Characteristics"** for additional information.

- 6. The Peripheral Pin Select (PPS) pin mapping rules are as follows:
 - a) Only one "output" function can be active on a given pin at any time regardless if it is a dedicated or remappable function (one pin, one output).
 - b) It is possible to assign a "remappable output" function to multiple pins and externally short or tie them together for increased current drive.
 - c) If any "dedicated output" function is enabled on a pin, it will take precedence over any remappable "output" function.
 - d) If any "dedicated digital" (input or output) function is enabled on a pin, any number of "input" remappable functions can be mapped to the same pin.
 - e) If any "dedicated analog" function(s) are enabled on a given pin, "digital input(s)" of any kind will all be disabled, although a single "digital output", at the user's cautionary discretion, can be enabled and active as long as there is no signal contention with an external analog input signal. For example, it is possible for the ADC to convert the digital output logic level, or to toggle a digital output on a comparator or ADC input, provided there is no external analog input, such as for a built-in self test.
 - f) Any number of "input" remappable functions can be mapped to the same pin(s) at the same time, including any pin with a single output from either a dedicated or remappable "output".

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				INT3R<6:0>			
bit 15	ŀ						bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				INT2R<6:0>			
bit 7							bit C
Legend:							
R = Readab		W = Writable		U = Unimplem			
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
	INT3R<6:0>: (see Table 11	I-2 for input pin	al Interrupt 3 (selection num	,	rresponding I	RPn/RPIn Pin bit	ts
bit 15 bit 14-8	INT3R<6:0> (see Table 11 1111111 = I	: Assign Externa I-2 for input pin nput tied to RP ⁻ nput tied to CM	al Interrupt 3 (selection num 127 P1	,	rresponding I	RPn/RPIn Pin bil	ts
	INT3R<6:0> (see Table 11 1111111 = I	: Assign Externa I-2 for input pin nput tied to RP1	al Interrupt 3 (selection num 127 P1	,	rresponding I	RPn/RPIn Pin bil	is

REGISTER 11-2: RPINR1: PERIPHERAL PIN SELECT INPUT REGISTER 1

REGISTER 11-16:	RPINR15: PERIPHERAL PIN SELECT INPUT REGISTER 15
	(dsPIC33EPXXXMU806/810/814 DEVICES ONLY)

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—			ŀ	+OME1R<6:0>	.(1)		
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
				INDX1R<6:0>	(1)		
bit 7							bit 0
<u> </u>							
Legend: R = Readab	le hit	W = Writable t	nit	U = Unimplen	nented hit re:	n' as he	
-n = Value a		'1' = Bit is set	JIL .	'0' = Bit is clea		x = Bit is unkr	
	11111111 =	1-2 for input pin a Input tied to RP1	27	iders)			
		Input tied to CMF Input tied to Vss	21				
bit 7		nted: Read as '0)'				
bit 6-0	(see Table 1	D>: Assign QEI1 1-2 for input pin Input tied to RP1	selection num		responding R	Pn/RPIn Pin bits ⁱ	(1)
		Input tied to CMF Input tied to Vss	21				

Note 1: These bits are available on dsPIC33EPXXX(MC/MU)806/810/814 devices only.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_		—	_	_		_
bit 15							bit 8
	5444.0	D 444 A					
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
IVRIE bit 7	WAKIE	ERRIE	_	FIFOIE	RBOVIE	RBIE	TBIE bit (
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	own
hit 1E 0	Unimplement	ted: Read as '	<u>`</u> '				
bit 15-8	-			L :1			
bit 7		l Message Inter request is enab	•	DIt			
	•	request is enab					
bit 6	•	Wake-up Activi		nable bit			
		request is enab					
		request is not e					
bit 5	ERRIE: Error	Interrupt Enab	le bit				
		request is enab					
	-	request is not e					
bit 4	•	ted: Read as '					
bit 3	FIFOIE: FIFO) Almost Full In	terrunt Enabl	e bit			
bit 0	1 _ linterroutet		•				
		request is enab	led				
	0 = Interrupt	request is enab request is not e	led nabled				
bit 2	0 = Interrupt RBOVIE: RX	request is enab	led nabled v Interrupt Er				
	0 = Interrupt RBOVIE: RX 1 = Interrupt	request is enab request is not e Buffer Overflov	led nabled v Interrupt Er led				
	0 = Interrupt RBOVIE: RX 1 = Interrupt 0 = Interrupt	request is enab request is not e Buffer Overflov request is enab	led nabled v Interrupt Er led nabled				
bit 2	0 = Interrupt RBOVIE: RX 1 = Interrupt 0 = Interrupt RBIE: RX Bu 1 = Interrupt	request is enab request is not e Buffer Overflov request is enab request is not e ffer Interrupt Er request is enab	led nabled v Interrupt Er led nabled nable bit led				
bit 2 bit 1	0 = Interrupt RBOVIE: RX 1 = Interrupt 0 = Interrupt 1 = Interrupt 0 = Interrupt 0 = Interrupt	request is enab request is not e Buffer Overflow request is enab request is not e ffer Interrupt Er request is enab request is not e	led nabled v Interrupt Er led nabled nable bit led nabled				
bit 2	0 = Interrupt RBOVIE: RX 1 = Interrupt 0 = Interrupt 1 = Interrupt 0 = Interrupt TBIE: TX But	request is enab request is not e Buffer Overflov request is enab request is not e ffer Interrupt Er request is enab	led nabled v Interrupt Er led nabled nable bit led nabled able bit				

R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
TXENn	TXABTn	TXLARBn	TXERRn	TXREQn	RTRENn	TXnPF	21<1:0>
bit 15			•				bit
R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
TXENm	TXABTm ⁽¹⁾	TXLARBm ⁽¹⁾	TXERRm ⁽¹⁾	TXREQm	RTRENm	TXmPF	RI<1:0>
bit 7							bit
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown
bit 15-8	See definition	for bits 7-0, co	ontrols Buffer r	ו			
bit 7		RX Buffer Sele					
		Bn is a transm					
		Bn is a receive					
bit 6		essage Aborted					
	1 = Message 0 = Message	completed trar	smission suce	cessfullv			
bit 5	-	Aessage Lost A		-			
	1 = Message	lost arbitration did not lose ar	while being se	ent			
bit 4	•	ror Detected D		•			
		or occurred wh			ent		
	0 = A bus erro	or did not occu	r while the me	ssage was bei	ng sent		
bit 3	TXREQm: Me	essage Send F	Request bit				
					clears when the	message is su	ccessfully ser
	0	he bit to '0' wh	•	0	ibort		
bit 2		uto-Remote Tra			t		
		emote transmit emote transmit					
bit 1-0		>: Message Tr					
		message prior		5			
	10 = High inte	ermediate mes	sage priority				
	01 = 1 ow integrated	ermediate mess	sage priority				

Note: The buffers, SID, EID, DLC, Data Field and Receive Status registers are located in DMA RAM.

REGISTER 22-13: UxOTGIE: USB OTG INTERRUPT ENABLE REGISTER (HOST MODE ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—		—
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
IDIE	T1MSECIE	LSTATEIE	ACTVIE	SESVDIE	SESENDIE	—	VBUSVDIE
bit 7							bit 0

Legend:							
R = Reada	ble bit	W = Writable bit	U = Unimplemented bit	, read as '0'			
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			
bit 15-8	Unimple	mented: Read as '0'					
bit 7	•	Interrupt Enable bit					
		rupt is enabled					
		rupt is disabled					
bit 6	T1MSEC	IE: 1 Millisecond Timer Interr	rupt Enable bit				
	1 = Inter	rupt is enabled					
	0 = Inter	rupt is disabled					
bit 5	LSTATE	E: Line State Stable Interrupt	t Enable bit				
		rupt is enabled					
	0 = Inter	rupt is disabled					
bit 4		Bus Activity Interrupt Enable	e bit				
		= Interrupt is enabled					
		rupt is disabled					
bit 3		E: Session Valid Interrupt Ena	adie dit				
		rupt is enabled rupt is disabled					
bit 2		IE: B-Device Session End In	terrupt Enable bit				
		rupt is enabled					
		rupt is disabled					
bit 1	Unimple	mented: Read as '0'					
bit 0	•	IE: A-Device VBUS Valid Inte	rrupt Enable bit				
		rupt is enabled					
		rupt is disabled					

dsPIC33EPXXX(GP/MC/MU)806/810/814 and PIC24EPXXX(GP/GU)810/814

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
	—	_	_	_	_		_		
bit 15					·		bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
BTSEE	BUSACCEE	DMAEE	BTOEE	DFN8EE	CRC16EE	EOFEE	PIDEE		
bit 7							bit		
Legend:									
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'			
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown		
bit 15-8	Unimplement	ted: Read as '	0'						
bit 7	BTSEE: Bit St	tuff Error Interr	upt Enable bit						
	1 = Interrupt is enabled								
hit C	0 = Interrupt is disabled								
bit 6	BUSACCEE: Bus Access Error Interrupt Enable bit 1 = Interrupt is enabled								
	0 = Interrupt is disabled								
bit 5	DMAEE: DMA	A Error Interrup	t Enable bit						
	1 = Interrupt is enabled								
	0 = Interrupt i								
bit 4	BTOEE: Bus Turnaround Time-out Error Interrupt Enable bit								
	 1 = Interrupt is enabled 0 = Interrupt is disabled 								
bit 3	D = Interrupt is disabled DFN8EE: Data Field Size Error Interrupt Enable bit								
	1 = Interrupt is enabled								
	0 = Interrupt is disabled								
bit 2	CRC16EE: CRC16 Failure Interrupt Enable bit								
	1 = Interrupt is enabled								
	0 = Interrupt is disabled								
bit 1	EOFEE: End-of-Frame Error interrupt Enable bit								
	 1 = Interrupt is enabled 0 = Interrupt is disabled 								
bit 0	-		nterrupt Enable	e bit					
	PIDEE: PID Check Failure Interrupt Enable bit 1 = Interrupt is enabled								
	0 = Interrupt i								

NOTES:

	ER 28-2: PMM	IODE: PARA	LLEL MAST	ER PORT MO	DE REGIST	ER	
R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
BUSY	′ IRQN	VI<1:0>	INC	CM<1:0>	MODE16	MOD	E<1:0>
bit 15							bit
R/W-0) R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WAI	TB<1:0> ^(1,2,3)		WAI	TM<3:0>		WAITE<	:1:0> (1,2,3)
bit 7							bit
Legend:							
R = Read	lable bit	W = Writable	bit	U = Unimple	mented bit, rea	ad as '0'	
-n = Valu	e at Reset	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unk	nown
bit 15	DUCV. Duov	bit (Master mo	do ophy)				
DIL 15	1 = Port is bu	•	de only)				
	0 = Port is no						
bit 14-13	IRQM<1:0>:	Interrupt Requ	est Mode bits				
	mode), 10 = Reserve 01 = Interrup	or on a read/w ed ot is generated	rite operation at the end of t	Buffer 3 is read when PMA<1:0 the read/write cy	> = 11 (Addres		
hi+ 10 11		rrupt is genera					
bit 12-11	INCM<1:0>: Increment Mode bits 11 = PSP read and write buffers auto-increment (Legacy PSP mode only)						
	10 = Decrem 01 = Increme	ents ADDR by ents ADDR by ement or decre	1 every read/ 1 every read/v	write cycle vrite cycle	FSF mode on	y)	
bit 10	MODE16: Pa	arallel Master F	Port Mode 8/16	6-Bit Mode bit			
				a read/write to th ead/write to the			
bit 9-8		: Parallel Maste					
	10 = Master 01 = Enhanc	Mode 2 (PMCS ed PSP, contro	Sx, PMRD, PN ols signals (PN	WR, PMENB, P /WR, PMBE, PI /RD, PMWR, PI signals (PMRD	MA <x:0> and F MCSx, PMD<7</x:0>	2MD<7:0>) 2:0> and PMA<	1:0>)
bit 7-6	WAITB<1:0>	: Data Setup te	o Read/Write/	Address Phase	Wait State Cor	nfiguration bits ⁽¹	,2,3)
	10 = Data wa 01 = Data wa	ait of 3 TP (dem ait of 2 TP (dem	nultiplexed/mu nultiplexed/mu	Itiplexed); addre Itiplexed); addre Itiplexed); addre Itiplexed); addre	ess phase of 3 ess phase of 2	TP (multiplexed TP (multiplexed	1) 1)
bit 5-2		Read to Byte of additional 1		e Wait State Co	onfiguration bits	3	
	•	e. additional f					
	•						
		of additional 1 dditional Wait o		ion forced into o	ne TP)		
	0000 = No additional Wait cycles (operation forced into one TP) The applied Wait state depends on whether data and address are multiplexed or demultiplexed. See Section 28.4.1.8. "Wait States" in Section 28. "Parallel Master Port (PMP)" (DS70576) in the "dsPIC33E/PIC24E Family Reference Manual" for more information.						
Note 1:	Section 28.4.1.8	8. "Wait States	" in Section 2	28. "Parallel Ma	ster Port (PM		
Note 1: 2:	Section 28.4.1.8	8. "Wait States 4E Family Refe	" in Section 2 erence Manua	28. "Parallel Manual Ma Manual Manual Ma Manual Manual Ma Manual Manual Ma Manual Manual Manu Manual Manual Man	ster Port (PM mation.	P) " (DS70576)	

DECISTED 20 2 DADALLEL MASTED DODT MODE DECISTED

29.4 Watchdog Timer (WDT)

For dsPIC33EPXXX(GP/MC/MU)806/810/814 and PIC24EPXXX(GP/GU)810/814 devices, the WDT is driven by the LPRC Oscillator. When the WDT is enabled, the clock source is also enabled.

29.4.1 PRESCALER/POSTSCALER

The nominal WDT clock source from LPRC is 32 kHz. This feeds a prescaler that can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the WDTPRE Configuration bit. With a 32 kHz input, the prescaler yields a nominal WDT Time-out (TWDT) period of 1 ms in 5-bit mode or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPOST<3:0> Configuration bits (FWDT<3:0>), which allow the selection of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSC bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.

All Device Resets Transition to New Clock Source Exit Sleep or Idle Mode PWRSAV Instruction CLEWDT Instruction Watchdog Timer Sleep/Idle WDTPOST<3:0> WDTPRE SWDTEN -WDT FWDTEN Wake-up RS Prescaler Postscaler (divide-by-N1) LPRC Clock (divide-by-N2) WDT Reset WINDIS WDT Window Select CLRWDT Instruction

FIGURE 29-2: WDT BLOCK DIAGRAM

29.4.2 SLEEP AND IDLE MODES

If the WDT is enabled, it continues to run during Sleep or Idle modes. When the WDT time-out occurs, the device wakes the device and code execution continues from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bits (RCON<3,2>) need to be cleared in software after the device wakes up.

29.4.3 ENABLING WDT

The WDT is enabled or disabled by the FWDTEN Configuration bit in the FWDT Configuration register. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user application to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.

Note: If the WINDIS bit (FWDT<6>) is cleared, the CLRWDT instruction should be executed by the application software only during the last 1/4 of the WDT period. This CLRWDT instruction window can be determined by using a timer. If a CLRWDT instruction is executed before this window, a WDT Reset occurs.

The WDT flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

TABLE 30-1:	SYMBOLS USED IN OPCODE DESCRIPTIONS (CONTINUED)
-------------	---

Field	Description
Wm*Wm	Multiplicand and Multiplier working register pair for Square instructions ∈ {W4 * W4,W5 * W5,W6 * W6,W7 * W7}
Wm*Wn	Multiplicand and Multiplier working register pair for DSP instructions ∈ {W4 * W5,W4 * W6,W4 * W7,W5 * W6,W5 * W7,W6 * W7}
Wn	One of 16 working registers ∈ {W0W15}
Wnd	One of 16 destination working registers ∈ {W0W15}
Wns	One of 16 source working registers \in {W0W15}
WREG	W0 (working register used in file register instructions)
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }
Wx	X Data Space Prefetch Address register for DSP instructions ∈ {[W8] + = 6, [W8] + = 4, [W8] + = 2, [W8], [W8] - = 6, [W8] - = 4, [W8] - = 2, [W9] + = 6, [W9] + = 4, [W9] + = 2, [W9], [W9] - = 6, [W9] - = 4, [W9] - = 2, [W9 + W12], none}
Wxd	X Data Space Prefetch Destination register for DSP instructions ∈ {W4W7}
Wy	Y Data Space Prefetch Address register for DSP instructions ∈ {[W10] + = 6, [W10] + = 4, [W10] + = 2, [W10], [W10] - = 6, [W10] - = 4, [W10] - = 2, [W11] + = 6, [W11] + = 4, [W11] + = 2, [W11], [W11] - = 6, [W11] - = 4, [W11] - = 2, [W11 + W12], none}
Wyd	Y Data Space Prefetch Destination register for DSP instructions ∈ {W4W7}

31.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers and dsPIC[®] digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB C Compiler for Various Device Families
 - HI-TECH C[®] for Various Device Families
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
 - MPLAB ICD 3
 - PICkit[™] 3 Debug Express
- Device Programmers
 - PICkit[™] 2 Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits

31.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - In-Circuit Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- Debug using:
 - Source files (C or assembly)
 - Mixed C and assembly
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

FIGURE 32-26: SPI2 MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING CHARACTERISTICS




TABLE 32-44:SPI2 MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING
REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions
SP10	TscP	Maximum SCKx Frequency	_	—	10	MHz	-40°C to +125°C and see Note 3
SP20	TscF	SCKx Output Fall Time	_	—	_	ns	See Parameter DO32 and Note 4
SP21	TscR	SCKx Output Rise Time	_	—	_	ns	See Parameter DO31 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	_	_	—	ns	See Parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	—	—	—	ns	See Parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	6	20	ns	
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—	_	ns	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—	_	ns	

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ." column is at 3.3V, +25°C unless otherwise stated.

- **3:** The minimum clock period for SCKx is 100 ns. The clock generated in Master mode must not violate this specification.
- 4: Assumes 50 pF load on all SPIx pins.

TABLE 32-48:SPI2 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0) TIMING
REQUIREMENTS

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions
SP70	TscP	Maximum SCKx Input Frequency	_	_	11	MHz	See Note 3
SP72	TscF	SCKx Input Fall Time	—	_	_	ns	See Parameter DO32 and Note 4
SP73	TscR	SCKx Input Rise Time	—	—	_	ns	See Parameter DO31 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	—	-	_	ns	See Parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	—	-	_	ns	See Parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	-	_	ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_	_	ns	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—	—	ns	
SP50	TssL2scH, TssL2scL	SSx ↓ to SCKx ↑ or SCKx ↓ Input	120	—	_	ns	
SP51	TssH2doZ	SSx ↑ to SDOx Output, High-Impedance	10	—	50	ns	See Note 4
SP52	TscH2ssH, TscL2ssH	SSx ↑ after SCKx Edge	1.5 Tcy + 40	—	—	ns	See Note 4

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCKx is 91 ns. Therefore, the SCKx clock generated by the master must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.

Section Name	Update Description
Section 25.0 "Comparator Module"	Updated the Comparator I/O Operating Modes diagram (see Figure 25-1).
	Added Note 2 to the Comparator Voltage Reference Control Register (see Register 25-6).
Section 29.0 "Special Features"	Added Note 3 to the Connections for the On-chip Voltage Regulator (see Figure 29-1).
Section 32.0 "Electrical Characteristics"	Removed the Voltage on VCAP with respect to Vss from the Absolute Maximum Ratings ⁽¹⁾ .
	Removed Note 3 and parameter DC18 from the DC Temperature and Voltage Specifications (see Table 32-4).
	Updated the notes in the DC Characteristics: Operating Current (IDD) (see Table 32-5).
	Updated the notes in the DC Characteristics: Idle Current (IIDLE) (see Table 32-6).
	Updated the Typical and Maximum values for parameter DC60c and the notes in the DC Characteristics: Power-down Current (IPD) (see Table 32-7).
	Updated the notes in the DC Characteristics: Doze Current (IDOZE) (see Table 32-8).
	Updated the conditions for parameters DI60a and DI60b (see Table 32-9).
	Updated the conditions for parameter BO10 in the BOR Electrical Characteristics (see Table 32-10).
	Added Note 1 to the Internal Voltage Regulator Specifications (see Table 32-13).
	Updated the Minimum and Maximum values for parameter OS53 in the PLL Clock Timing Specifications (see Table 32-17).
	Updated the Minimum and Maximum values for parameter F21b in the Internal LPRC Accuracy specifications (see Table 32-20).
	Added Note 2 to the ADC Module Specifications (see Table 32-54).

TABLE A-3: MAJOR SECTION UPDATES (CONTINUED)

Revision F (February 2012)

This revision includes typographical and formatting changes throughout the data sheet text.

Throughout the document, references to the package formerly known as XBGA where changed to TFBGA.

In addition, where applicable, new sections were added to each peripheral chapter that provide information and links to related resources, as well as helpful tips. For examples, see **Section 18.1 "SPI Helpful Tips"** and **Section 18.2 "SPI Resources"**. The major changes are referenced by their respective section in Table A-4.

TABLE A-4: MAJOR SECTION UPDATES

Section Name	Update Description
"16-Bit Microcontrollers and Digital Signal Controllers with High-Speed PWM, USB and	The content on the first page of this section was extensively reworked to provide the reader with the key features and functionality of this device family in an "at-a-glance" format.
Advanced Analog"	The following devices were added to the Controller Families table (see Table 1 and the "Pin Diagrams" section):
	 dsPIC33EP512MC806 dsPIC33EP512GP806 PIC24EP512GP806
Section 2.0 "Guidelines for Getting Started with 16-Bit Digital Signal Controllers and Microcontrollers"	Added Section 2.9 "Application Examples"
Section 3.0 "CPU"	Updated the Status Register information in the Programmer's Model (see Figure 3-2).
Section 4.0 "Memory	Added Interrupt Controller Register Maps (see Table 4-6 and Table 4-7).
Organization"	Added Peripheral Pin Select Output Register Map (see Table 4-39).
	Added PMD Register Maps (see Table 4-50 and Table 4-51).
	Added PORTF Register Map (see Table 4-64).
	Added PORTG Register Map (see Table 4-67).
	Updated the second note in Section 4.7 "Bit-Reversed Addressing (dsPIC33EPXXXMU806/810/814 Devices Only)".
Section 11.0 "I/O Ports"	Added RPOR10: Peripheral Pin Select Output Register 10 (see Register 11-54).
Section 14.0 "Input Capture"	Updated the Input Capture Module Block Diagram (see Figure 14-1).
Section 15.0 "Output Compare"	Updated the Output Compare Module Block Diagram (see Figure 15-1).
Section 25.0 "Comparator Module"	Updated the User-programmable Blanking Function Block Diagram (see Figure 25-3).
	Updated the bit definitions in the Comparator Mask Gating Control Register (see Register 25-4).
Section 29.0 "Special Features"	Added Note 3 to the Configuration Bits Description (see Table 29-2).
Section 32.0 "Electrical	Updated the I/O pin Absolute Maximum Ratings.
Characteristics"	Updated Note 1 in the DC Characteristics: Operating Current (see Table 32-5).
	Updated Note 1 in the DC Characteristics: Idle Current (see Table 32-6).
	Updated Note 1 in the DC Characteristics: Power-down Current (see Table 32-7).
	Updated Note 1 in the DC Characteristics: Doze Current (see Table 32-8).
	Removed parameters DO16 and DO26, added parameter DO26a, updated parameters DO10 and DO20, and added Note 1 in the DC Characteristics: I/O Pin Output Specifications (see Table 32-10).