

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	53
Program Memory Size	512KB (170K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	24K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 24x10/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-VQFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep512mc806t-i-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.0 CPU

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXX(GP/MC/MU)806/ 810/814 and PIC24EPXXX(GP/GU)810/ 814 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 2. "CPU" (DS70359) in the "dsPIC33E/PIC24E Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The CPU has a 16-bit (data) modified Harvard architecture with an enhanced instruction set, including significant support for digital signal processing. The CPU has a 24-bit instruction word, with a variable length opcode field. The Program Counter (PC) is 24 bits wide and addresses up to 4M x 24 bits of user program memory space.

An instruction prefetch mechanism helps maintain throughput and provides predictable execution. Most instructions execute in a single-cycle effective execution rate, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction, PSV accesses and the table instructions. Overhead free program loop constructs are supported using the DO and REPEAT instructions, both of which are interruptible at any point.

3.1 Registers

Devices have sixteen 16-bit working registers in the programmer's model. Each of the working registers can act as a Data, Address or Address Offset register. The 16th working register (W15) operates as a Software Stack Pointer for interrupts and calls. The working registers, W0 through W3, and selected bits from the STATUS register, have shadow registers for fast context saves and restores using a single POP.S or PUSH.S instruction.

3.2 Instruction Set

The dsPIC33EPXXXMU806/810/814 instruction set has two classes of instructions: the MCU class of instructions and the DSP class of instructions. The PIC24EPXXX(GP/GU)810/814 instruction set has the MCU class of instructions and does not support DSP instructions. These two instruction classes are seamlessly integrated into the architecture and execute from a single execution unit. The instruction set includes many addressing modes and was designed for optimum C compiler efficiency.

3.3 Data Space Addressing

The Base Data Space can be addressed as 32K words or 64 Kbytes and is split into two blocks, referred to as X and Y data memory. Each memory block has its own independent Address Generation Unit (AGU). The MCU class of instructions operate solely through the X memory AGU, which accesses the entire memory map as one linear data space. On dsPIC33EPXXX(GP/MC/ MU)806/810/814 devices, certain DSP instructions operate through the X and Y AGUs to support dual operand reads, which splits the data address space into two parts. The X and Y data space boundary is device-specific.

The upper 32 Kbytes of the data space memory map can optionally be mapped into Program Space at any 16K program word boundary. The program-to-data space mapping feature, known as Program Space Visibility (PSV), lets any instruction access Program Space as if it were data space. Moreover, the Base Data Space address is used in conjunction with a read or write page register (DSRPAG or DSWPAG) to form an Extended Data Space (EDS) address. The EDS can be addressed as 8M words or 16 Mbytes. Refer to **Section 3. "Data Memory"** (DS70595) and **Section 4. "Program Memory"** (DS70613) in the *"dsPIC33E/ PIC24E Family Reference Manual"* for more details on EDS, PSV and table accesses.

On dsPIC33EPXXX(GP/MC/MU)806/810/814 devices, overhead-free circular buffers (Modulo Addressing) are supported in both X and Y address spaces. The Modulo Addressing removes the software boundary checking overhead for DSP algorithms. The X AGU circular addressing can be used with any of the MCU class of instructions. The X AGU also supports Bit-Reversed Addressing to greatly simplify input or output data reordering for radix-2 FFT algorithms. PIC24EPXXX(GP/GU)810/814 devices do not support Modulo and Bit-Reversed Addressing.

3.4 Addressing Modes

The CPU supports these addressing modes:

- Inherent (no operand)
- Relative
- Literal
- Memory Direct
- Register Direct
- Register Indirect

Each instruction is associated with a predefined addressing mode group, depending upon its functional requirements. As many as six addressing modes are supported for each instruction.

^{© 2009-2012} Microchip Technology Inc.

CPU Control Registers 3.7

R/W-0	R/W-0	R/W-0	R/W-0	R/C-0	R/C-0	R -0	R/W-0
0A ⁽¹⁾	OB ⁽¹⁾	SA ^(1,4)	SB ^(1,4)	OAB ⁽¹⁾	SAB ⁽¹⁾	DA ⁽¹⁾	DC
bit 15							bit 8
R/W-0 ^{(2,}	³⁾ R/W-0 ^(2,3)	R/W-0 ^(2,3)	R-0	R/W-0	R/W-0	R/W-0	R/W-0
	IPL<2:0>		RA	Ν	OV	Z	С
bit 7							bit 0
Legend:		U = Unimplen	nented bit, rea	id as '0'			
R = Reada	ble bit	W = Writable	bit	C = Clearabl	e bit		
-n = Value	at POR	'1'= Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
			o				
bit 15	OA: Accumul	ator A Overflov	v Status bit				
	⊥ = Accumula 0 = Accumula	itor A has over	iowea				
bit 14	OB: Accumula	ator B Overflov	v Status bit ⁽¹⁾				
	1 = Accumula	tor B has over	flowed				
	0 = Accumula	itor B has not c	verflowed				
bit 13	SA: Accumula	ator A Saturatio	on 'Sticky' Stat	tus bit ^(1,4)			
	1 = Accumula	tor A is saturat	ed or has bee	en saturated at	some time		
	0 = Accumula	itor A is not sat	urated	(1 4)			
bit 12		ator B Saturatio	on 'Sticky' Stat	tus bit(",")	a a ma a time a		
	1 = Accumula 0 = Accumula	itor B is saturat	ed of has bee urated	en saturated at	some time		
bit 11	OAB: OA O	B Combined A	.ccumulator O	verflow Status	bit ⁽¹⁾		
	1 = Accumula	tors A or B hav	ve overflowed				
	0 = Neither A	ccumulators A	or B have ove	erflowed			
bit 10	SAB: SA SI	B Combined A	cumulator 'St	icky' Status bit	(1)		
	1 = Accumula	tors A or B are	saturated or	have been sat	urated at some	time	
h # 0		CCUMULATOR A C	r B are satura	ited			
DIT 9							
	0 = DO loop n	ot in progress					
bit 8	DC: MCU AL	U Half Carry/Bo	orrow bit				
	1 = A carry-o	ut from the 4th	low order bit (for byte-sized	data) or 8th low	order bit (for wo	rd-sized data)
	of the res	sult occurred					
	0 = No carry- data) of t	-out from the 4	th low order t red	bit (for byte-siz	ed data) or 8th	low order bit (f	or word-sized
Note 1:	This bit is available	e on dsPIC33E	PXXX(GP/MC	C/MU)806/810/	814 devices onl	y.	
2:	The IPL<2:0> bits	are concatenat	ed with the IP	PL<3> bit (COF	RCON<3>) to fo	rm the CPU Inte	errupt Priority
	Level. The value in parentheses indicates the IPL, if $IPL < 3 > = 1$.						

REGISTER 3-1: SR: CPU STATUS REGISTER

- 3: The IPL<2:0> bits are read-only when NSTDIS = 1 (INTCON1<15>).
- 4: A data write to the SR register can modify the SA and SB bits by either a data write to SA and SB or by clearing the SAB bit. To avoid a possible SA or SB bit write race condition, the SA and SB bits should not be modified using bit operations.

REGISTER	10-2: PMD2	2: PERIPHER	AL MODULE	E DISABLE C	ONTROL RE	GISTER 2	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IC8MD	IC7MD	IC6MD	IC5MD	IC4MD	IC3MD	IC2MD	IC1MD
bit 15					•		bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
OC8MD	OC7MD	OC6MD	OC5MD	OC4MD	OC3MD	OC2MD	OC1MD
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15	IC8MD: Input	t Capture 8 Moo	lule Disable bi	t			
	1 = Input Cap	oture 8 module i	s disabled				
	0 = Input Cap	oture 8 module	s enabled				
bit 14	IC7MD: Input	Capture 2 Mod	lule Disable bi	t			
	\perp = Input Cap	oture 7 module i oture 7 module i	s disabled				
bit 13	IC6MD: Input	Capture 6 Moo	lule Disable bi	t			
	1 = Input Cap	oture 6 module i	s disabled	•			
	0 = Input Cap	oture 6 module i	s enabled				
bit 12	IC5MD: Input	t Capture 5 Moo	lule Disable bi	t			
	1 = Input Cap	oture 5 module i	s disabled				
	0 = Input Cap	oture 5 module	s enabled				
bit 11	IC4MD: Input	Capture 4 Mod	Iule Disable bi	t			
	0 = Input Cap	oture 4 module i oture 4 module i	s disabled s enabled				
bit 10	IC3MD: Input	t Capture 3 Moo	lule Disable bi	t			
	1 = Input Cap 0 = Input Cap	oture 3 module i oture 3 module i	s disabled s enabled				
bit 9	IC2MD: Input	t Capture 2 Moo	lule Disable bi	t			
	1 = Input Cap	oture 2 module i	s disabled				
	0 = Input Cap	oture 2 module i	s enabled				
bit 8	IC1MD: Input	t Capture 1 Moo	lule Disable bi	t			
	1 = Input Cap	oture 1 module i oture 1 module i	s disabled s enabled				
bit 7	OC8MD: Out	put Compare 8	Module Disab	le bit			
2	1 = Output Co	ompare 8 modu	le is disabled				
	0 = Output Co	ompare 8 modu	le is enabled				
bit 6	OC7MD: Out	put Compare 7	Module Disab	le bit			
	1 = Output Co	ompare 7 modu	le is disabled				
	0 = Output Co	ompare 7 modu	le is enabled				
bit 5	OC6MD: Out	put Compare 6	Module Disab	le bit			
	\perp = Output Co	ompare 6 modu ompare 6 modu	le is enabled				
bit 4		nut Compare 5	Module Disah	le bit			
	1 = Output Co	ompare 5 modu	le is disabled				
	0 = Output Co	ompare 5 modu	le is enabled				

REGISTER 10-7: PMD7: PERIPHERAL MODULE DISABLE CONTROL REGISTER 7 (CONTINUED) bit 4 DMA0MD: DMA0 Module Disable bit 1 = DMA0 module is disabled 0 = DMA0 module is enabled DMA1MD: DMA1 Module Disable bit 1 = DMA1 module is disabled 0 = DMA1 module is enabled DMA2MD: DMA2 Module Disable bit 1 = DMA2 module is disabled 0 = DMA2 module is disabled 0 = DMA2 module is enabled DMA3MD: DMA3 Module Disable bit 1 = DMA3 module is disabled 0 = DMA3 module is disabled 0 = DMA3 module is disabled

bit 3-0 Unimplemented: Read as '0'

REGISTER 11-29:	RPINR29: PERIPHERAL	PIN SELECT	INPUT REGISTER 29
------------------------	----------------------------	------------	--------------------------

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_				SCK3R<6:0>	>			
bit 15							bit 8	
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_				SDI3R<6:0>				
bit 7							bit C	
Legend:								
R = Readabl	le bit	W = Writable	bit	U = Unimpler	nented bit, rea	ad as '0'		
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	x = Bit is unknown	
bit 15	Unimplemen	ted: Read as '	0'					
bit 14-8	SCK3R<6:0> (see Table 11	-2 for input pin	Clock Input (S selection nur	SCK3) to the Co nbers)	orresponding l	RPn/RPIn Pin bit	ts	
	1111111 = lr	nput tied to RP	127	,				
	0000001 = lr	oput tied to CM	P1					
	ii = 0000000	nput tied to Vss	5					
bit 7	Unimplemen	ted: Read as '	0'					
bit 6-0	SDI3R<6:0>:	Assign SPI3 D	ata Input (SD	013) to the Corre	esponding RP	n/RPIn Pin bits		
	(see Table 11	-2 for input pin	selection nur	nbers)				
	1111111 = I r	nput tied to RP	127					
	•							
	•							
	0000001 = lr	nput tied to CM	P1					
	il = 0000000	nput tied to Vss	5					

© 2009-2012 Microchip Technology Inc.

REGISTER 11-45: RPOR1: PERIPHERAL PIN SELECT OUTPUT REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP67	R<5:0>		
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP66	₀R<5:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP67R<5:0>: Peripheral Output Function is Assigned to RP67 Output Pin bits (see Table 11-3 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP66R<5:0>: Peripheral Output Function is Assigned to RP66 Output Pin bits (see Table 11-3 for peripheral function numbers)

REGISTER 11-46: RPOR2: PERIPHERAL PIN SELECT OUTPUT REGISTER 2

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP69	R<5:0>		
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP68	3R<5:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP69R<5:0>:** Peripheral Output Function is Assigned to RP69 Output Pin bits (see Table 11-3 for peripheral function numbers)

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP68R<5:0>:** Peripheral Output Function is Assigned to RP68 Output Pin bits (see Table 11-3 for peripheral function numbers)

NOTES:

14.2 Input Capture Control Registers

U-0 R/W-0 R/W-0 U-0 U-0 R/W-0 R/W-0 U-0 ICSIDL ICTSEL<2:0> bit 15 bit 8 U-0 R/W-0 R/W-0 R/HC/HS-0 R/HC/HS-0 R/W-0 R/W-0 R/W-0 ICI<1:0> ICOV **ICBNE** ICM<2:0> bit 7 bit 0 Legend: R = Readable bit HC = Hardware Clearable bit HS = Hardware Settable bit '0' = Bit is cleared -n = Value at POR W = Writable bit U = Unimplemented bit, read as '0' bit 15-14 Unimplemented: Read as '0' bit 13 ICSIDL: Input Capture Stop in Idle Control bit 1 = Input capture will Halt in CPU Idle mode 0 = Input capture will continue to operate in CPU Idle mode bit 12-10 ICTSEL<12:10>: Input Capture Timer Select bits 111 = Peripheral clock (FP) is the clock source of the ICx 110 = Reserved 101 = Reserved 100 = Clock source of T1CLK is the clock source of the ICx (only the synchronous clock is supported) 011 = Clock source of T5CLK is the clock source of the ICx 010 = Clock source of T4CLK is the clock source of the ICx 001 = Clock source of T2CLK is the clock source of the ICx 000 = Clock source of T3CLK is the clock source of the ICx bit 9-7 Unimplemented: Read as '0' bit 6-5 ICI<1:0>: Number of Captures per Interrupt Select bits (this field is not used if ICM<2:0> = 001 or 111) 11 = Interrupt on every fourth capture event 10 = Interrupt on every third capture event 01 = Interrupt on every second capture event 00 = Interrupt on every capture event bit 4 ICOV: Input Capture Overflow Status Flag bit (read-only) 1 = Input capture buffer overflow occurred 0 = No input capture buffer overflow occurred bit 3 ICBNE: Input Capture Buffer Not Empty Status bit (read-only) 1 = Input capture buffer is not empty, at least one more capture value can be read 0 = Input capture buffer is empty bit 2-0 ICM<2:0>: Input Capture Mode Select bits 111 = Input capture functions as interrupt pin only in CPU Sleep and Idle modes (rising edge detect only, all other control bits are not applicable) 110 = Unused (module disabled) 101 = Capture mode, every 16th rising edge (Prescaler Capture mode) 100 = Capture mode, every 4th rising edge (Prescaler Capture mode) 011 = Capture mode, every rising edge (Simple Capture mode) 010 = Capture mode, every falling edge (Simple Capture mode) 001 = Capture mode, every edge rising and falling (Edge Detect mode (ICI<1:0>) is not used in this mode) 000 = Input capture module is turned off

REGISTER 14-1: ICxCON1: INPUT CAPTURE x CONTROL REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
IFLTMOD		0	LSRC<4:0>(2	2,3)		CLPOL ⁽¹⁾	CLMOD	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	FLTSRC<4:0> ^(2,3)				FLTPOL ⁽¹⁾	FLTMC	D<1:0>	
bit 7							bit 0	
								
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'		
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown	
bit 15	 bit 15 IFLTMOD: Independent Fault Mode Enable bit 1 = Independent Fault mode: Current-limit input maps FLTDAT<1> to PWMxH output and Fault input maps FLTDAT<0> to PWMxL output; the CLDAT<1:0> bits are not used for override functions 0 = Normal Fault mode: Current-Limit mode maps CLDAT<1:0> bits to the PWMxH and PWMx 							
bit 14-10	outputs; the PWM Fault mode maps FLTDAT<1:0> to the PWMxH and PWMxL outputs. CLSRC<4:0>: Current-Limit Control Signal Source Select for PWM Generator # bits ^(2,3) 11111 = Reserved • • • • • • • • • • • • •							
bit 9	CLPOL: Cur 1 = The sele 0 = The sele	rent-Limit Polar cted current-lim cted current-lim	ity bit for PWN it source is ac it source is ac	/I Generator # tive-low tive-high	(1)			
bit 8	CLMOD: Current-Limit Mode Enable bit for PWM Generator # 1 = Current-Limit mode is enabled 0 = Current-Limit mode is disabled							
Note 1: The yie	ese bits should ld unpredictabl	be changed on e results.	ly when PTEN	N = 0. Changir	ng the clock sele	ection during op	eration will	

REGISTER 16-21: FCLCONx: PWMx FAULT CURRENT-LIMIT CONTROL REGISTER

- 2: When Independent Fault mode is enabled (IFLTMOD = 1) and Fault 1 is used for Fault mode (FLTSRC<4:0> = 01000), the Current-Limit Control Source Select bits (CLSRC<4:0>) should be set to an unused current-limit source to prevent the current-limit source from disabling both the PWMxH and PWMxL outputs.
- **3:** When Independent Fault mode is enabled (IFLTMOD = 1) and Fault 1 is used for Current-Limit mode (CLSRC<4:0> = 01000), the Fault Control Source Select bits (FLTSRC<4:0>) should be set to an unused Fault source to prevent Fault 1 from disabling both the PWMxL and PWMxH outputs.

© 2009-2012 Microchip Technology Inc.

17.0 QUADRATURE ENCODER INTERFACE (QEI) MODULE (dsPIC33EPXXX(MC/MU)8XX DEVICES ONLY)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXX(GP/MC/MU)806/ 810/814 and PIC24EPXXX(GP/GU)810/ 814 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 15. "Quadrature Encoder Interface (QEI)" (DS70601) of the "dsPIC33E/PIC24E Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This chapter describes the Quadrature Encoder Interface (QEI) module and associated operational modes. The QEI module provides the interface to incremental encoders for obtaining mechanical position data.

The operational features of the QEI module include:

- 32-Bit Position Counter
- · 32-Bit Index Pulse Counter
- 32-Bit Interval Timer
- · 16-Bit Velocity Counter
- 32-Bit Position Initialization/Capture/Compare High Register
- 32-Bit Position Compare Low Register
- x4 Quadrature Count mode
- External Up/Down Count mode
- External Gated Count mode
- · External Gated Timer mode
- Internal Timer mode

Figure 17-1 illustrates the QEI block diagram.

Note: An 'x' used in the names of pins, control/ status bits and registers denotes a particular Quadrature Encoder Interface (QEI) module number (x = 1 or 2).

19.1 I²C Resources

Many useful resources related to I^2C are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en554310

19.1.1 KEY RESOURCES

- Section 19. "Inter-Integrated Circuit™ (I²C™)" (DS70330) in the "dsPIC33E/PIC24E Family Reference Manual"
- Code Samples
- · Application Notes
- Software Libraries
- Webinars
- All related *"dsPIC33E/PIC24E Family Reference Manual"* Sections
- Development Tools

REGISTER 19-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

bit 3	Start bit
	 1 = Indicates that a Start (or Repeated Start) bit has been detected last 0 = Start bit was not detected last
	Hardware is set or clear when a Start, Repeated Start or Stop is detected.
bit 2	R_W: Read/Write Information bit (when operating as I ² C slave)
	1 = Read – indicates data transfer is output from a slave
	0 = Write – indicates data transfer is input to a slave
	Hardware is set or clear after reception of an I ² C device address byte.
bit 1	RBF: Receive Buffer Full Status bit
	1 = Receive is complete, I2CxRCV is full
	0 = Receive is not complete, I2CxRCV is empty
	Hardware is set when I2CxRCV is written with a received byte. Hardware is clear when software reads I2CxRCV.
bit 0	TBF: Transmit Buffer Full Status bit
	1 = Transmit is in progress, I2CxTRN is full
	0 = Transmit is complete, I2CxTRN is empty

Hardware is set when software writes to I2CxTRN. Hardware is clear at completion of a data transmission.

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	—	—	AMSK9	AMSK8
bit 15	-						bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
AMSK7	AMSK6	AMSK5	AMSK4	AMSK3	AMSK2	AMSK1	AMSK0
bit 7							bit 0
Legend:							

bit 15-10 Unimplemented: Read as '0'

R = Readable bit

-n = Value at POR

bit 9-0 AMSKx: Mask for Address bit x Select bit

For 10-Bit Address:

1 = Enables masking for bit Ax of incoming message address; bit match is not required in this position

'0' = Bit is cleared

U = Unimplemented bit, read as '0'

x = Bit is unknown

0 = Disables masking for bit Ax; bit match is required in this position

For 7-Bit Address (I2CxMSK<6:0> only):

W = Writable bit

'1' = Bit is set

1 = Enables masking for bit Ax + 1 of incoming message address; bit match is not required in this position

0 = Disable masking for bit Ax + 1; bit match is required in this position



FIGURE 22-1: USB INTERFACE DIAGRAM

U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0				
r	r	r	r	SLOT<3:0>							
bit 15	L	•					bit 8				
U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0				
r	r	r	r	ROV	RFUL	TUNF	TMPTY				
bit 7		•					bit 0				
Legend:		r = Reserved	bit								
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'					
-n = Value a	it POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown				
bit 15-12	Reserved: Re	ead as '0'									
bit 11-8	SLOT<3:0>:	DCI Slot Status	s bits								
	1111 = Slot 1	5 is currently a	ctive								
	•										
	•										
	•										
	0010 = Slot 2	is currently ac	tive								
	0000 = Slot 1	is currently ac	tive								
bit 7-4	Reserved: Re	ead as '0'									
bit 3	ROV: Receive	e Overflow Stat	us bit								
	1 = A receive	overflow has c	occurred for at	least one Rec	eive register						
	0 = A receive	overflow has r	ot occurred								
bit 2	RFUL: Receiv	ve Buffer Full S	Status bit								
	1 = New data	1 = New data is available in the Receive registers									
	0 = The Rece	ive registers ha	ave old data								
bit 1	TUNF: Transmit Buffer Underflow Status bit										
	1 = A transmit	 1 = A transmit underflow has occurred for at least one Transmit register a transmit underflow has not occurred 									
bit 0	TMPTY: Tran	smit Buffer Fm	ntv Status hit								
	1 = The Trans	smit registers a	re empty								
	0 = The Trans	0 = The Transmit registers are not empty									

REGISTER 24-4: DCISTAT: DCI STATUS REGISTER

REGISTER 25-3: CMxMSKSRC: COMPARATOR x MASK SOURCE SELECT CONTROL REGISTER (CONTINUED)

- bit 3-0 SELSRCA<3:0>: Mask A Input Select bits 1111 = FLT4 1110 = FLT2 1101 = PWM7H 1100 = PWM7L 1011 = PWM6H
 - 1010 = PWM6L 1001 = PWM5H 1000 = PWM5L 0111 = PWM4H 0110 = PWM4L 0101 = PWM3H 0100 = PWM3L 0011 = PWM2H 0010 = PWM2L

0001 = PWM1H 0000 = PWM1L

DS70616G-page 444

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
PTEN15	PTEN14	PTEN13	PTEN12	PTEN11	PTEN10	PTEN9	PTEN8		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
PTEN7	PTEN6	PTEN5	PTEN4	PTEN3	PTEN2	PTEN1	PTEN0		
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value at F	Reset	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 15 bit 14	PTEN15: PM 1 = PMA15 fu 0 = PMA15 fu PTEN14: PM 1 = PMA14 fu	CS2 Strobe En Inctions as eith Inctions as port CS1 Strobe En Inctions as eith	able bit er PMA<15> c : I/O able bit er PMA<14> c	or PMCS2 or PMCS1					
bit 13-2	0 = PMA14 functions as port I/O PTEN<13:2>: PMP Address Port Enable bits								

REGISTER 28-4: PMAEN: PARALLEL MASTER PORT ADDRESS ENABLE REGISTER

1 = PMA<13:2> function as PMP address lines

- 0 = PMA<13:2> function as port I/O
- bit 1-0 **PTEN<1:0>:** PMALH/PMALL Strobe Enable bits
 - 1 = PMA1 and PMA0 function as either PMA<1:0> or PMALH and PMALL
 - 0 = PMA1 and PMA0 function as port I/O

REGISTER 28-6: PADCFG1: PAD CONFIGURATION CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	—	—	RTSECSEL	PMPTTL
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			

bit 15-2 Unimplemented: Read as '0'

bit 1 Not used by the PMP module.

bit 0 PMPTTL: PMP Module TTL Input Buffer Select bit

1 = PMP module uses TTL input buffers

0 = PMP module uses Schmitt Trigger input buffers

29.2 On-Chip Voltage Regulator

All of the dsPIC33EPXXX(GP/MC/MU)806/810/814 and PIC24EPXXX(GP/GU)810/814 devices power their core digital logic at a nominal 1.8V. This can create a conflict for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the dsPIC33EPXXX(GP/MC/ MU)806/810/814 and PIC24EPXXX(GP/GU)810/814 family incorporate an on-chip regulator that allows the device to run its core logic from VDD.

The regulator provides power to the core from the other VDD pins. A low-ESR (less than 1 Ohms) capacitor (such as tantalum or ceramic) must be connected to the VCAP pin (Figure 29-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Table 32-13 located in **Section 32.0 "Electrical Characteristics"**.

Note: It is important for the low-ESR capacitor to be placed as close as possible to the VCAP pin.

FIGURE 29-1: CONNECTIONS FOR THE ON-CHIP VOLTAGE REGULATOR^(1,2,3)



3: Typical VCAP pin voltage is 1.8V when $VDD \ge VDDMIN$.

29.3 Brown-out Reset (BOR)

The Brown-out Reset module is based on an internal voltage reference circuit that monitors the regulated supply voltage, VCAP. The main purpose of the BOR module is to generate a device Reset when a brown-out condition occurs. Brown-out conditions are generally caused by glitches on the AC mains (for example, missing portions of the AC cycle waveform due to bad power transmission lines, or voltage sags due to excessive current draw when a large inductive load is turned on).

A BOR generates a Reset pulse, which resets the device. The BOR selects the clock source based on the device Configuration bit values (FNOSC<2:0> and POSCMD<1:0>).

If an oscillator mode is selected, the BOR activates the Oscillator Start-up Timer (OST). The system clock is held until OST expires. If the PLL is used, the clock is held until the LOCK bit (OSCCON<5>) is '1'.

Concurrently, the Power-up Timer (PWRT) Time-out (TPWRT) is applied before the internal Reset is released. If TPWRT = 0 and a crystal oscillator is being used, then a nominal delay of TFSCM is applied. The total delay in this case is TFSCM. Refer to Parameter SY35 in Table 32-22 of **Section 32.0 "Electrical Characteristics"** for specific TFSCM values.

The BOR Status bit (RCON<1>) is set to indicate that a BOR has occurred. The BOR circuit, continues to operate while in Sleep or Idle modes and resets the device should VDD fall below the BOR threshold voltage.

AC CHARACTERISTICS			$\begin{tabular}{ l l l l l l l l l l l l l l l l l l l$				
Maximum Data Rate	Master Transmit Only (Half-Duplex)	Master Transmit/Receive (Full-Duplex)	Slave Transmit/Receive (Full-Duplex)	СКЕ	СКР	SMP	
15 MHz	Table 32-42			0,1	0,1	0,1	
10 MHz	—	Table 32-43	—	1	0,1	1	
10 MHz	_	Table 32-44	—	0	0,1	1	
15 MHz	_	—	Table 32-45	1	0	0	
11 MHz	_	—	Table 32-46	1	1	0	
15 MHz	_	_	Table 32-47	0	1	0	
11 MHz	_	_	Table 32-48	0	0	0	

TABLE 32-41: SPI2 MAXIMUM DATA/CLOCK RATE SUMMARY

FIGURE 32-23: SPI2 MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY, CKE = 0) TIMING CHARACTERISTICS

