

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"


##### Details

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	60 MIPS
Connectivity	CANbus, I <sup>2</sup> C, IrDA, LINbus, QEI, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	83
Program Memory Size	512KB (170K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	24K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 32x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (12x12)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep512mu810-e-pt">https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep512mu810-e-pt</a>

## Pin Diagrams (Continued)

144-Pin TQFP, 144-pin LQFP

■ = Pins are up to 5V tolerant



- Note 1:** The RPn/RPIn pins can be used by any remappable peripheral with some limitation. See **Section 11.4 “Peripheral Pin Select”** for available peripherals and for information on limitations.
- 2:** Every I/O port pin (RAx-RKx) can be used as change notification (CNAx-CNKx). See **Section 11.0 “I/O Ports”** for more information.
  - 3:** The availability of I<sup>2</sup>C interfaces varies by device. Selection (SDAx/SCLx or ASDAx/ASCLx) is made using the device Configuration bits, ALTI2C1 and ALTI2C2 (FPOR<5:4>). See **Section 29.0 “Special Features”** for more information.

**REGISTER 3-1: SR: CPU STATUS REGISTER (CONTINUED)**

bit 7-5	<b>IPL&lt;2:0&gt;</b> : CPU Interrupt Priority Level Status bits <sup>(2,3)</sup> 111 = CPU Interrupt Priority Level is 7 (15, user interrupts are disabled) 110 = CPU Interrupt Priority Level is 6 (14) 101 = CPU Interrupt Priority Level is 5 (13) 100 = CPU Interrupt Priority Level is 4 (12) 011 = CPU Interrupt Priority Level is 3 (11) 010 = CPU Interrupt Priority Level is 2 (10) 001 = CPU Interrupt Priority Level is 1 (9) 000 = CPU Interrupt Priority Level is 0 (8)
bit 4	<b>RA</b> : REPEAT Loop Active bit 1 = REPEAT loop in progress 0 = REPEAT loop not in progress
bit 3	<b>N</b> : MCU ALU Negative bit 1 = Result was negative 0 = Result was non-negative (zero or positive)
bit 2	<b>OV</b> : MCU ALU Overflow bit This bit is used for signed arithmetic (2's complement). It indicates an overflow of the magnitude that causes the sign bit to change state. 1 = Overflow occurred for signed arithmetic (in this arithmetic operation) 0 = No overflow occurred
bit 1	<b>Z</b> : MCU ALU Zero bit 1 = An operation that affects the Z bit has set it at some time in the past 0 = The most recent operation that affects the Z bit has cleared it (i.e., a non-zero result)
bit 0	<b>C</b> : MCU ALU Carry/Borrow bit 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred

- Note 1:** This bit is available on dsPIC33EPXXX(GP/MC/MU)806/810/814 devices only.
- 2:** The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL, if IPL<3> = 1.
- 3:** The IPL<2:0> bits are read-only when NSTDIS = 1 (INTCON1<15>).
- 4:** A data write to the SR register can modify the SA and SB bits by either a data write to SA and SB or by clearing the SAB bit. To avoid a possible SA or SB bit write race condition, the SA and SB bits should not be modified using bit operations.

## 4.2.5 X AND Y DATA SPACES

The dsPIC33EPXXX(GP/MC/MU)806/810/814 core has two data spaces, X and Y. These data spaces can be considered either separate (for some DSP instructions), or as one unified linear address range (for MCU instructions). The data spaces are accessed using two Address Generation Units (AGUs) and separate data paths. This feature allows certain instructions to concurrently fetch two words from RAM, thereby enabling efficient execution of DSP algorithms such as Finite Impulse Response (FIR) filtering and Fast Fourier Transform (FFT).

The PIC24EPXXX(GP/GU)806/810/814 devices do not have a Y data space and a Y AGU. For these devices, the entire data space is treated as X data space.

The X data space is used by all instructions and supports all addressing modes. X data space has separate read and write data buses. The X read data bus is the read data path for all instructions that view data space as combined X and Y address space. It is also the X data prefetch path for the dual operand DSP instructions (MAC class).

The Y data space is used in concert with the X data space by the MAC class of instructions (CLR, ED, EDAC, MAC, MOVSAC, MPY, MPY.N and MSC) to provide two concurrent data read paths.

Both the X and Y data spaces support Modulo Addressing mode for all instructions, subject to addressing mode restrictions. Bit-Reversed Addressing mode is only supported for writes to X data space. Modulo Addressing and Bit-Reversed Addressing are not present in PIC24EPXXX(GP/GU)806/810/814 devices.

All data memory writes, including in DSP instructions, view data space as combined X and Y address space. The boundary between the X and Y data spaces is device-dependent and is not user-programmable.

## 4.2.6 DMA RAM

Each dsPIC33EPXXX(GP/MC/MU)806/810/814 and PIC24EPXXX(GP/GU)810/814 device contains 4 Kbytes of dual ported DMA RAM located at the end of Y data RAM and is part of Y data space. Memory locations in the DMA RAM space are accessible simultaneously by the CPU and the DMA Controller module. DMA RAM is utilized by the DMA controller to store data to be transferred to various peripherals using DMA, as well as data transferred from various peripherals using DMA. The DMA RAM can be accessed by the DMA controller without having to steal cycles from the CPU.

When the CPU and the DMA controller attempt to concurrently write to the same DMA RAM location, the hardware ensures that the CPU is given precedence in accessing the DMA RAM location. Therefore, the DMA RAM provides a reliable means of transferring DMA data without ever having to stall the CPU.

**Note 1:** DMA RAM can be used for general purpose data storage if the DMA function is not required in an application.

**2:** On PIC24EPXXX(GP/GU)806/810/814 devices, DMA RAM is located at the end of X data RAM and is part of X data space.

## 4.3 Program Memory Resources

Many useful resources related to the Program Memory are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

**Note:** In the event you are not able to access the product page using the link above, enter this URL in your browser:  
<http://www.microchip.com/wwwproducts/Devices.aspx?dDocName=en554310>

### 4.3.1 KEY RESOURCES

- **Section 4. “Program Memory”** (DS70612) in the “dsPIC33E/PIC24E Family Reference Manual”
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related “dsPIC33E/PIC24E Family Reference Manual” Sections
- Development Tools

## 4.4 Special Function Register Maps

Table 4-1 through Table 4-72 provide mapping tables for all Special Function Registers (SFRs).

**TABLE 4-53: COMPARATOR REGISTER MAP**

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CMSTAT	0A80	CMSIDL	—	—	—	—	C3EVT	C2EVT	C1EVT	—	—	—	—	—	C3OUT	C2OUT	C1OUT	0000
CVRCON	0A82	—	—	—	—	—	VREFSEL	BGSEL<1:0>		CVREN	CVROE	CVRR	CVRSS	CVR<3:0>			0000	
CM1CON	0A84	CON	COE	CPOL	—	—	—	CEVT	COUT	EVPOL<1:0>	—	CREF	—	—	CCH<1:0>		0000	
CM1MSKSRC	0A86	—	—	—	—	SELSRCC<3:0>				SELSRCB<3:0>				SELSRCA<3:0>				0000
CM1MSKCON	0A88	HLMS	—	OCEN	OCNEN	OBEN	OBNEN	OAEN	OANEN	NAGS	PAGS	ACEN	ACNEN	ABEN	ABNEN	AAEN	AANEN	0000
CM1FLTR	0A8A	—	—	—	—	—	—	—	—	—	CFSEL<2:0>		CFLTREN	CFDIV<2:0>			0000	
CM2CON	0A8C	CON	COE	CPOL	—	—	—	CEVT	COUT	EVPOL<1:0>	—	CREF	—	—	CCH<1:0>		0000	
CM2MSKSRC	0A8E	—	—	—	—	SELSRCC<3:0>				SELSRCB<3:0>				SELSRCA<3:0>				0000
CM2MSKCON	0A90	HLMS	—	OCEN	OCNEN	OBEN	OBNEN	OAEN	OANEN	NAGS	PAGS	ACEN	ACNEN	ABEN	ABNEN	AAEN	AANEN	0000
CM2FLTR	0A92	—	—	—	—	—	—	—	—	—	CFSEL<2:0>		CFLTREN	CFDIV<2:0>			0000	
CM3CON	0A94	CON	COE	CPOL	—	—	—	CEVT	COUT	EVPOL<1:0>	—	CREF	—	—	CCH<1:0>		0000	
CM3MSKSRC	0A96	—	—	—	—	SELSRCC<3:0>				SELSRCB<3:0>				SELSRCA<3:0>				0000
CM3MSKCON	0A98	HLMS	—	OCEN	OCNEN	OBEN	OBNEN	OAEN	OANEN	NAGS	PAGS	ACEN	ACNEN	ABEN	ABNEN	AAEN	AANEN	0000
CM3FLTR	0A9A	—	—	—	—	—	—	—	—	—	CFSEL<2:0>		CFLTREN	CFDIV<2:0>			0000	

Legend:  $\times$  = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**TABLE 4-54: DMAC REGISTER MAP (CONTINUED)**

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DMA8STBH	0B8A	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
DMA8PAD	0B8C																0000	
DMA8CNT	0B8E	—	—										CNT<13:0>				0000	
DMA9CON	0B90	CHEN	SIZE	DIR	HALF	NULLW	—	—	—	—	—	AMODE<1:0>	—	—	—	MODE<1:0>	0000	
DMA9REQ	0B92	FORCE	—	—	—	—	—	—	—	—	—	—	—	—	—	IRQSEL<7:0>	00FF	
DMA9STAL	0B94												STA<15:0>				0000	
DMA9STAH	0B96	—	—	—	—	—	—	—	—	—	—	—	STA<23:16>				0000	
DMA9STBL	0B98												STB<15:0>				0000	
DMA9STBH	0B9A	—	—	—	—	—	—	—	—	—	—	—	STB<23:16>				0000	
DMA9PAD	0B9C												PAD<15:0>				0000	
DMA9CNT	0B9E	—	—										CNT<13:0>				0000	
DMA10CON	0BA0	CHEN	SIZE	DIR	HALF	NULLW	—	—	—	—	—	AMODE<1:0>	—	—	—	MODE<1:0>	0000	
DMA10REQ	0BA2	FORCE	—	—	—	—	—	—	—	—	—	—	—	—	—	IRQSEL<7:0>	00FF	
DMA10STAL	0BA4												STA<15:0>				0000	
DMA10STAH	0BA6	—	—	—	—	—	—	—	—	—	—	—	STA<23:16>				0000	
DMA10STBL	0BA8												STB<15:0>				0000	
DMA10STBH	0BAA	—	—	—	—	—	—	—	—	—	—	—	STB<23:16>				0000	
DMA10PAD	0BAC												PAD<15:0>				0000	
DMA10CNT	0BAE	—	—										CNT<13:0>				0000	
DMA11CON	0BB0	CHEN	SIZE	DIR	HALF	NULLW	—	—	—	—	—	AMODE<1:0>	—	—	—	MODE<1:0>	0000	
DMA11REQ	0BB2	FORCE	—	—	—	—	—	—	—	—	—	—	—	—	—	IRQSEL<7:0>	00FF	
DMA11STAL	0BB4												STA<15:0>				0000	
DMA11STAH	0BB6	—	—	—	—	—	—	—	—	—	—	—	STA<23:16>				0000	
DMA11STBL	0BB8												STB<15:0>				0000	
DMA11STBH	0BBA	—	—	—	—	—	—	—	—	—	—	—	STB<23:16>				0000	
DMA11PAD	0BBC												PAD<15:0>				0000	
DMA11CNT	0BBE	—	—										CNT<13:0>				0000	
DMA12CON	0BC0	CHEN	SIZE	DIR	HALF	NULLW	—	—	—	—	—	AMODE<1:0>	—	—	—	MODE<1:0>	0000	
DMA12REQ	0BC2	FORCE	—	—	—	—	—	—	—	—	—	—	—	—	—	IRQSEL<7:0>	00FF	
DMA12STAL	0BC4												STA<15:0>				0000	
DMA12STAH	0BC6	—	—	—	—	—	—	—	—	—	—	—	STA<23:16>				0000	
DMA12STBL	0BC8												STB<15:0>				0000	
DMA12STBH	0BCA	—	—	—	—	—	—	—	—	—	—	—	STB<23:16>				0000	
DMA12PAD	0BCC												PAD<15:0>				0000	
DMA12CNT	0BCE	—	—										CNT<13:0>				0000	

**Legend:** x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### 4.8.1 DATA ACCESS FROM PROGRAM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the Program Space without going through data space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a Program Space word as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two 16-bit wide word address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space that contains the least significant data word. TBLRDH and TBLWTH access the space that contains the upper data byte.

Two table instructions are provided to move byte or word-sized (16-bit) data to and from Program Space. Both function as either byte or word operations.

- TBLRDL (Table Read Low):
  - In Word mode, this instruction maps the lower word of the Program Space location ( $P<15:0>$ ) to a data address ( $D<15:0>$ ).

- In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when Byte Select is '1'; the lower byte is selected when it is '0'.


- TBLRDH (Table Read High):

- In Word mode, this instruction maps the entire upper word of a program address ( $P<23:16>$ ) to a data address. The 'phantom' byte ( $D<15:8>$ ), is always '0'.
- In Byte mode, this instruction maps the upper or lower byte of the program word to  $D<7:0>$  of the data address, in the TBLRDL instruction. The data is always '0' when the upper 'phantom' byte is selected (Byte Select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a Program Space address. The details of their operation are explained in **Section 5.0 “Flash Program Memory”**.

For all table operations, the area of program memory space to be accessed is determined by the Table Page register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user application and configuration spaces. When  $TBLPAG<7> = 0$ , the table page is located in the user memory space. When  $TBLPAG<7> = 1$ , the page is located in configuration space.

**FIGURE 4-13: ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS**



**REGISTER 8-1: DMAxCON: DMA CHANNEL x CONTROL REGISTER**

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
CHEN	SIZE	DIR	HALF	NULLW	—	—	—
bit 15	bit 8						

U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
—	—	AMODE<1:0>	—	—	—	MODE<1:0>	—
bit 7	bit 0						

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15	<b>CHEN:</b> Channel Enable bit 1 = Channel is enabled 0 = Channel is disabled
bit 14	<b>SIZE:</b> Data Transfer Size bit 1 = Byte 0 = Word
bit 13	<b>DIR:</b> Transfer Direction bit (source/destination bus select) 1 = Reads from DPSRAM (or RAM) address, writes to peripheral address 0 = Reads from peripheral address, writes to DPSRAM (or RAM) address
bit 12	<b>HALF:</b> Block Transfer Interrupt Select bit 1 = Initiates interrupt when half of the data has been moved 0 = Initiates interrupt when all of the data has been moved
bit 11	<b>NULLW:</b> Null Data Peripheral Write Mode Select bit 1 = Null data write to peripheral in addition to DPSRAM (or RAM) write (DIR bit must also be clear) 0 = Normal operation
bit 10-6	<b>Unimplemented:</b> Read as '0'
bit 5-4	<b>AMODE&lt;1:0&gt;:</b> DMA Channel Addressing Mode Select bits 11 = Reserved 10 = Peripheral Indirect Addressing mode 01 = Register Indirect without Post-Increment mode 00 = Register Indirect with Post-Increment mode
bit 3-2	<b>Unimplemented:</b> Read as '0'
bit 1-0	<b>MODE&lt;1:0&gt;:</b> DMA Channel Operating Mode Select bits 11 = One-Shot, Ping-Pong modes are enabled (one block transfer from/to each DMA buffer) 10 = Continuous, Ping-Pong modes are enabled 01 = One-Shot, Ping-Pong modes are disabled 00 = Continuous, Ping-Pong modes are disabled

**REGISTER 10-2: PMD2: PERIPHERAL MODULE DISABLE CONTROL REGISTER 2**

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IC8MD	IC7MD	IC6MD	IC5MD	IC4MD	IC3MD	IC2MD	IC1MD
bit 15	bit 8						

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| OC8MD | OC7MD | OC6MD | OC5MD | OC4MD | OC3MD | OC2MD | OC1MD |
| bit 7 | bit 0 |       |       |       |       |       |       |

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

- bit 15      **IC8MD:** Input Capture 8 Module Disable bit  
               1 = Input Capture 8 module is disabled  
               0 = Input Capture 8 module is enabled
- bit 14      **IC7MD:** Input Capture 7 Module Disable bit  
               1 = Input Capture 7 module is disabled  
               0 = Input Capture 7 module is enabled
- bit 13      **IC6MD:** Input Capture 6 Module Disable bit  
               1 = Input Capture 6 module is disabled  
               0 = Input Capture 6 module is enabled
- bit 12      **IC5MD:** Input Capture 5 Module Disable bit  
               1 = Input Capture 5 module is disabled  
               0 = Input Capture 5 module is enabled
- bit 11      **IC4MD:** Input Capture 4 Module Disable bit  
               1 = Input Capture 4 module is disabled  
               0 = Input Capture 4 module is enabled
- bit 10      **IC3MD:** Input Capture 3 Module Disable bit  
               1 = Input Capture 3 module is disabled  
               0 = Input Capture 3 module is enabled
- bit 9        **IC2MD:** Input Capture 2 Module Disable bit  
               1 = Input Capture 2 module is disabled  
               0 = Input Capture 2 module is enabled
- bit 8        **IC1MD:** Input Capture 1 Module Disable bit  
               1 = Input Capture 1 module is disabled  
               0 = Input Capture 1 module is enabled
- bit 7        **OC8MD:** Output Compare 8 Module Disable bit  
               1 = Output Compare 8 module is disabled  
               0 = Output Compare 8 module is enabled
- bit 6        **OC7MD:** Output Compare 7 Module Disable bit  
               1 = Output Compare 7 module is disabled  
               0 = Output Compare 7 module is enabled
- bit 5        **OC6MD:** Output Compare 6 Module Disable bit  
               1 = Output Compare 6 module is disabled  
               0 = Output Compare 6 module is enabled
- bit 4        **OC5MD:** Output Compare 5 Module Disable bit  
               1 = Output Compare 5 module is disabled  
               0 = Output Compare 5 module is enabled

**REGISTER 10-7: PMD7: PERIPHERAL MODULE DISABLE CONTROL REGISTER 7**

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
DMA12MD	DMA8MD	DMA4MD	DMA0MD	—	—	—	—
DMA13MD	DMA9MD	DMA5MD	DMA1MD		—	—	—
DMA14MD	DMA10MD	DMA6MD	DMA2MD		—	—	—
—	DMA11MD	DMA7MD	DMA3MD		—	—	—
bit 7							bit 0

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

- bit 15-8      **Unimplemented:** Read as '0'
- bit 7      **DMA12MD:** DMA12 Module Disable bit  
           1 = DMA12 module is disabled  
           0 = DMA12 module is enabled
- DMA13MD:** DMA13 Module Disable bit  
           1 = DMA13 module is disabled  
           0 = DMA13 module is enabled
- DMA14MD:** DMA14 Module Disable bit  
           1 = DMA14 module is disabled  
           0 = DMA14 module is enabled
- bit 6      **DMA8MD:** DMA3 Module Disable bit  
           1 = DMA8 module is disabled  
           0 = DMA8 module is enabled
- DMA9MD:** DMA2 Module Disable bit  
           1 = DMA9 module is disabled  
           0 = DMA9 module is enabled
- DMA10MD:** DMA10 Module Disable bit  
           1 = DMA10 module is disabled  
           0 = DMA10 module is enabled
- DMA11MD:** DMA11 Module Disable bit  
           1 = DMA11 module is disabled  
           0 = DMA11 module is enabled
- bit 5      **DMA4MD:** DMA4 Module Disable bit  
           1 = DMA4 module is disabled  
           0 = DMA4 module is enabled
- DMA5MD:** DMA5 Module Disable bit  
           1 = DMA5 module is disabled  
           0 = DMA5 module is enabled
- DMA6MD:** DMA6 Module Disable bit  
           1 = DMA6 module is disabled  
           0 = DMA6 module is enabled
- DMA7MD:** DMA7 Module Disable bit  
           1 = DMA7 module is disabled  
           0 = DMA7 module is enabled

**REGISTER 11-19: RPINR18: PERIPHERAL PIN SELECT INPUT REGISTER 18**

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	U1CTSR<6:0>						
bit 15	bit 8						

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	U1RXR<6:0>						
bit 7	bit 0						

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15      **Unimplemented:** Read as '0'bit 14-8      **U1CTSR<6:0>:** Assign UART1 Clear-to-Send (U1CTS) to the Corresponding RPn/RPIn Pin bits  
(see Table 11-2 for input pin selection numbers)

1111111 = Input tied to RP127

.

.

.

0000001 = Input tied to CMP1

0000000 = Input tied to Vss

bit 7      **Unimplemented:** Read as '0'bit 6-0      **U1RXR<6:0>:** Assign UART1 Receive (U1RX) to the Corresponding RPn/RPIn Pin bits  
(see Table 11-2 for input pin selection numbers)

1111111 = Input tied to RP127

.

.

.

0000001 = Input tied to CMP1

0000000 = Input tied to Vss

**REGISTER 11-38: RPINR38: PERIPHERAL PIN SELECT INPUT REGISTER 38**

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	DTCMP1R<6:0>						
bit 15	bit 8						

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	SYNCI2R<6:0>						
bit 7	bit 0						

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15      **Unimplemented:** Read as '0'bit 14-8      **DTCMP1R<6:0>:** Assign PWM Dead-Time Compensation Input 1 to the Corresponding RPn/RPIn Pin bits  
(see Table 11-2 for input pin selection numbers)

1111111 = Input tied to RP127

.

.

.

0000001 = Input tied to CMP1

0000000 = Input tied to Vss

bit 7      **Unimplemented:** Read as '0'bit 6-0      **SYNCI2R<6:0>:** Assign PWM Synchronization Input 2 to the Corresponding RPn/RPIn Pin bits  
(see Table 11-2 for input pin selection numbers)

1111111 = Input tied to RP127

.

.

.

0000001 = Input tied to CMP1

0000000 = Input tied to Vss

**REGISTER 11-47: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTER 3**

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
—	—			RP71R<5:0>							
bit 15											bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
—	—			RP70R<5:0>							
bit 7											bit 0

**Legend:**

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared
		x = Bit is unknown

- bit 15-14      **Unimplemented:** Read as '0'  
 bit 13-8      **RP71R<5:0>:** Peripheral Output Function is Assigned to RP71 Output Pin bits  
                  (see Table 11-3 for peripheral function numbers)  
 bit 7-6      **Unimplemented:** Read as '0'  
 bit 5-0      **RP70R<5:0>:** Peripheral Output Function is Assigned to RP70 Output Pin bits  
                  (see Table 11-3 for peripheral function numbers)

**REGISTER 11-48: RPOR4: PERIPHERAL PIN SELECT OUTPUT REGISTER 4**

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
—	—			RP80R<5:0>							
bit 15											bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
—	—			RP79R<5:0>							
bit 7											bit 0

**Legend:**

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared
		x = Bit is unknown

- bit 15-14      **Unimplemented:** Read as '0'  
 bit 13-8      **RP80R<5:0>:** Peripheral Output Function is Assigned to RP80 Output Pin bits  
                  (see Table 11-3 for peripheral function numbers)  
 bit 7-6      **Unimplemented:** Read as '0'  
 bit 5-0      **RP79R<5:0>:** Peripheral Output Function is Assigned to RP79 Output Pin bits  
                  (see Table 11-3 for peripheral function numbers)

**REGISTER 16-19: IOCONx: PWMx I/O CONTROL REGISTER (CONTINUED)**

bit 3-2	<b>CLDAT&lt;1:0&gt;</b> : Data for PWMxH and PWMxL Pins if CLMOD is Enabled bits <u>IFLTMOD (FCLCONx&lt;15&gt;) = 0: Normal Fault mode:</u> If current limit is active, PWMxH is driven to the state specified by CLDAT<1>. If current limit is active, PWMxL is driven to the state specified by CLDAT<0>. <u>IFLTMOD (FCLCONx&lt;15&gt;) = 1: Independent Fault mode:</u> The CLDAT<1:0> bits are ignored.
bit 1	<b>SWAP</b> : Swap PWMxH and PWMxL Pins bit 1 = PWMxH output signal is connected to PWMxL pins; PWMxL output signal is connected to PWMxH pins 0 = PWMxH and PWMxL pins are mapped to their respective pins
bit 0	<b>OSYNC</b> : Output Override Synchronization bit 1 = Output overrides via the OVRDAT<1:0> bits are synchronized to the PWM time base 0 = Output overrides via the OVDDAT<1:0> bits occur on the next CPU clock boundary

**Note 1:** These bits should not be changed after the PWM module is enabled (PTEN = 1).

**REGISTER 22-2: UxOTGCON: USB ON-THE-GO CONTROL REGISTER**

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DPPULUP	DMPULUP	DPPULDWN <sup>(1)</sup>	DMPULDWN <sup>(1)</sup>	VBUSON <sup>(1)</sup>	OTGEN <sup>(1)</sup>	VBUSCHG <sup>(1)</sup>	VBUSDIS <sup>(1)</sup>
bit 7							bit 0

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-8      **Unimplemented:** Read as '0'bit 7      **DPPULUP:** D+ Pull-Up Enable bit1 = D+ data line pull-up resistor is enabled  
0 = D+ data line pull-up resistor is disabledbit 6      **DMPULUP:** D- Pull-Up Enable bit1 = D- data line pull-up resistor is enabled  
0 = D- data line pull-up resistor is disabledbit 5      **DPPULDWN:** D+ Pull-Down Enable bit<sup>(1)</sup>1 = D+ data line pull-down resistor is enabled  
0 = D+ data line pull-down resistor is disabledbit 4      **DMPULDWN:** D- Pull-Down Enable bit<sup>(1)</sup>1 = D- data line pull-down resistor is enabled  
0 = D- data line pull-down resistor is disabledbit 3      **VBUSON:** VBUS Power-on bit<sup>(1)</sup>1 = VBUS line is powered  
0 = VBUS line is not poweredbit 2      **OTGEN:** OTG Features Enable bit<sup>(1)</sup>1 = USB OTG is enabled; all D+/D- pull-ups and pull-downs are enabled  
0 = USB OTG is disabled; D+/D- pull-ups and pull-downs are controlled in hardware by the settings of the HOSTEN and USBEN bits (UxCON<3,0>)bit 1      **VBUSCHG:** VBUS Charge Selection bit<sup>(1)</sup>1 = VBUS line is set to charge to 3.3V  
0 = VBUS line is set to charge to 5Vbit 0      **VBUSDIS:** VBUS Discharge Enable bit<sup>(1)</sup>1 = VBUS line is discharged through a resistor  
0 = VBUS line is not discharged**Note 1:** These bits are only used in Host mode; do not use in Device mode.

**REGISTER 22-16: UxIE: USB INTERRUPT ENABLE REGISTER (DEVICE MODE)**

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
STALLIE	—	RESUMEIE	IDLEIE	TRNIE	SOFIE	UERRIE	URSTIE
bit 7							bit 0

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-8      **Unimplemented:** Read as '0'bit 7      **STALLIE:** STALL Handshake Interrupt Enable bit1 = Interrupt is enabled  
0 = Interrupt is disabledbit 6      **Unimplemented:** Read as '0'bit 5      **RESUMEIE:** Resume Interrupt bit1 = Interrupt is enabled  
0 = Interrupt is disabledbit 4      **IDLEIE:** Idle Detect Interrupt bit1 = Interrupt is enabled  
0 = Interrupt is disabledbit 3      **TRNIE:** Token Processing Complete Interrupt bit1 = Interrupt is enabled  
0 = Interrupt is disabledbit 2      **SOFIE:** Start-of-Frame Token Interrupt bit1 = Interrupt is enabled  
0 = Interrupt is disabledbit 1      **UERRIE:** USB Error Condition Interrupt bit1 = Interrupt is enabled  
0 = Interrupt is disabledbit 0      **URSTIE:** USB Reset Interrupt Enable bit1 = Interrupt is enabled  
0 = Interrupt is disabled

**REGISTER 26-10: ALRMVAL (WHEN ALRMPTR<1:0> = 00): ALARM MINUTES AND SECONDS VALUE REGISTER**

U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—		MINTEN<2:0>			MINONE<3:0>		
bit 15							bit 8

U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—		SECTEN<2:0>			SECONE<3:0>		
bit 7							bit 0

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15      **Unimplemented:** Read as '0'bit 14-12    **MINTEN<2:0>:** Binary Coded Decimal Value of Minute's Tens Digit bits  
Contains a value from 0 to 5.bit 11-8     **MINONE<3:0>:** Binary Coded Decimal Value of Minute's Ones Digit bits  
Contains a value from 0 to 9.bit 7        **Unimplemented:** Read as '0'bit 6-4      **SECTEN<2:0>:** Binary Coded Decimal Value of Second's Tens Digit bits  
Contains a value from 0 to 5.bit 3-0      **SECONE<3:0>:** Binary Coded Decimal Value of Second's Ones Digit bits  
Contains a value from 0 to 9.

## 32.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of dsPIC33EPXXX(GP/MC/MU)806/810/814 and PIC24EPXXX(GP/GU)810/814 electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the dsPIC33EPXXX(GP/MC/MU)806/810/814 and PIC24EPXXX(GP/GU)810/814 family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

### Absolute Maximum Ratings

(See Note 1)

Ambient temperature under bias .....	-40°C to +125°C
Storage temperature .....	-65°C to +150°C
Voltage on VDD with respect to Vss .....	-0.3V to +4.0V
Voltage on any pin that is not 5V tolerant, with respect to Vss <sup>(3)</sup> .....	-0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when VDD ≥ 3.0V <sup>(3)</sup> .....	-0.3V to +5.5V
Voltage on any 5V tolerant pin with respect to Vss when VDD < 3.0V <sup>(3)</sup> .....	-0.3V to 3.6V
Voltage on D+ OR D- pin with respect to VUSB3V3 .....	-0.3V to (VUSB3V3 +0.3V)
Voltage on VBUS with respect to Vss .....	-0.3V to +5.5V
Maximum current out of Vss pin .....	320 mA
Maximum current into VDD pin <sup>(2)</sup> .....	320 mA
Maximum current sourced/sunk by any 4x I/O pin <sup>(4)</sup> .....	15 mA
Maximum current sourced/sunk by any 8x I/O pin <sup>(4)</sup> .....	25 mA
Maximum current sunk by all ports .....	200 mA
Maximum current sourced by all ports <sup>(2)</sup> .....	200 mA

**Note 1:** Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

**2:** Maximum allowable current is a function of device maximum power dissipation (see Table 32-2).

**3:** See the “Pin Diagrams” section for the 5V tolerant pins.


**4:** Characterized but not tested.

**TABLE 32-57: ADC CONVERSION (12-BIT MODE) TIMING REQUIREMENTS**

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (see Note 4) (unless otherwise stated)				
Param.	Symbol	Characteristic	Min.	Typ. <sup>(2)</sup>	Max.	Units	Conditions
<b>Clock Parameters</b>							
AD50	TAD	ADC Clock Period	117.6	—	—	ns	
AD51	tRC	ADC Internal RC Oscillator Period	—	250	—	ns	
<b>Conversion Rate</b>							
AD55	tCONV	Conversion Time	—	14 TAD	—	ns	
AD56	FCNV	Throughput Rate	—	—	500	Ksps	
AD57	TSAMP	Sample Time	3 TAD	—	—	—	
<b>Timing Parameters</b>							
AD60	tPCS	Conversion Start from Sample Trigger <sup>(1)</sup>	2 TAD	—	3 TAD	—	Auto-Convert Trigger not selected
AD61	tPSS	Sample Start from Setting Sample (SAMP) bit <sup>(1)</sup>	2 TAD	—	3 TAD	—	
AD62	tcss	Conversion Completion to Sample Start (ASAM = 1) <sup>(1)</sup>	—	0.5 TAD	—	—	
AD63	tDPU	Time to Stabilize Analog Stage from ADC Off to ADC On <sup>(1)</sup>	—	—	20	μs	See Note 3

**Note 1:** Because the sample caps will eventually lose charge, clock rates below 10 kHz may affect linearity performance, especially at elevated temperatures.

- 2:** These parameters are characterized but not tested in manufacturing.
- 3:** The tDPU parameter is the time required for the ADC module to stabilize at the appropriate level when the module is turned on (ADON (ADxCON1<15>) = 1). During this time, the ADC result is indeterminate.
- 4:** Device is functional at VBORMIN < VDD < VDDMIN. Analog modules: ADC, Comparator and DAC will have degraded performance. Device functionality is tested but not characterized. Refer to Parameter BO10 in Table 32-11 for the minimum and maximum BOR values.

**FIGURE 32-44: PARALLEL MASTER PORT WRITE TIMING DIAGRAM****TABLE 32-67: PARALLEL MASTER PORT WRITE TIMING REQUIREMENTS**

AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)				
Param.	Characteristic <sup>(1)</sup>	Min.	Typ.	Max.	Units	Conditions
PM11	PMWR Pulse Width	—	0.5 TCY	—	ns	
PM12	Data Out Valid Before PMWR or PMENB goes Inactive (data setup time)	—	1 TCY	—	ns	
PM13	PMWR or PMEMB Invalid to Data Out Invalid (data hold time)	—	0.5 TCY	—	ns	
PM16	PMCSx Pulse Width	TCY - 5	—	—	ns	ADRMUX<1:0> = 00 (demultiplexed address)

Note 1: These parameters are characterized, but not tested in manufacturing.

**TABLE 32-68: DMA MODULE TIMING REQUIREMENTS**

AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)				
Param.	Characteristic <sup>(1)</sup>	Min.	Typ.	Max.	Units	Conditions
DM1	DMA Byte/Word Transfer Latency	1 TCY	—	—	ns	

Note 1: These parameters are characterized, but not tested in manufacturing.

PMD (dsPIC33EPXXXGP8XX and PIC24EPXXXGP8XX Devices Only).....	109	UART1, UART2, UART3 and UART4.....	83
PMD (dsPIC33EPXXXMC806 Devices Only).....	108	USB OTG (dsPIC33EPMU806/810/814 and PIC24EPGU806/810/814 Devices Only).....	88
PMD (dsPIC33EPXXXMU806 Devices Only).....	108	<b>Registers</b>	
PMD (dsPIC33EPXXXMU810 Devices Only).....	107	ACLKCON3 (Auxiliary Clock Control 3).....	188
PMD (dsPIC33EPXXXMU814 Devices Only).....	107	ACLKDIV3 (Auxiliary Clock Divisor 3).....	189
PMD (PIC24EPXXXGU810/814 Devices Only).....	109	AD1CON2 (ADC1 Control 2).....	419
PORTA (dsPIC33EPXXXMU810/814 and PIC24EPXXXGU810/814 Devices Only) .....	115	AD1CSSH (ADC1 Input Scan Select High).....	427
PORTB.....	115	AD2CON2 (ADC2 Control 2).....	421
PORTC (dsPIC33EPXXX(GP/MC/MU)806 and PIC24EPXXXGP806 Devices Only) .....	116	ADxCHS0 (ADC <sub>x</sub> Input Channel 0 Select).....	426
PORTC (dsPIC33EPXXXMU810/814 and PIC24EPXXXGU810/814 Devices Only) .....	115	ADxCHS123 (ADC <sub>x</sub> Input Channel 1, 2, 3 Select).....	425
PORTD (dsPIC33EPXXX(GP/MC/MU)806 and PIC24EPXXXGP806 Devices Only) .....	116	ADxCON1 (ADC <sub>x</sub> Control 1).....	417
PORTD (dsPIC33EPXXXMU810/814 and PIC24EPXXXGU810/814 Devices Only) .....	116	ADxCON3 (ADC <sub>x</sub> Control 3).....	423
PORTE (dsPIC33EPXXX(GP/MC/MU)806 and PIC24EPXXXGP806 Devices Only) .....	117	ADxCON4 (ADC <sub>x</sub> Control 4).....	424
PORTE (dsPIC33EPXXXMU810/814 and PIC24EPXXXGU810/814 Devices Only) .....	117	ADxCSSL (ADC <sub>x</sub> Input Scan Select Low).....	427
PORTF (dsPIC33EPXXX(GP/MC)806 and PIC24EPXXXGP806 Devices Only) .....	118	ALCFGRPT (Alarm Configuration).....	455
PORTF (dsPIC33EPXXXMU806 Devices Only).....	118	ALRMVAL (Alarm Minutes and Seconds, ALRMPTR = 00).....	460
PORTF (dsPIC33EPXXXMU810/814 and PIC24EPXXXGU810/814 Devices Only) .....	117	ALRMVAL (Alarm Month and Day Value, ALRMPTR = 10).....	458
PORTG (dsPIC33EPXXX(GP/MC)806 and PIC24EPXXXGP806 Devices Only) .....	119	ALRMVAL (Alarm Weekday and Hours, ALRMPTR = 01).....	459
PORTG (dsPIC33EPXXXMU806 Devices Only) .....	119	ALTDTRx (PWM <sub>x</sub> Alternate Dead-Time).....	310
PORTG (dsPIC33EPXXXMU810/814 and PIC24EPXXXGU810/814 Devices Only) .....	118	AUXCON <sub>x</sub> (PWM Auxiliary Control <sub>x</sub> ).....	319
PORTH (dsPIC33EPXXXMU814 and PIC24EPXXXGU814 Devices Only) .....	120	CHOP (PWM Chop Clock Generator).....	303
PORTJ (dsPIC33EPXXXMU814 and PIC24EPXXXGU814 Devices Only) .....	120	CLKDIV (Clock Divisor).....	184
PORTK (dsPIC33EPXXXMU814 and PIC24EPXXXGU814 Devices Only) .....	121	CMSTAT (Comparator Status).....	440
PWM (dsPIC33EPXXX(MC/MU)806/810/814 Devices Only) .....	76	CMxCON (Comparator <sub>x</sub> Control).....	441
PWM Generator 1 (dsPIC33EPXXX(MC/MU)806/810/814 Devices Only) .....	76	CMxFLTR (Comparator <sub>x</sub> Filter Control).....	447
PWM Generator 2 (dsPIC33EPXXX(MC/MU)806/810/814 Devices Only) .....	77	CMxMSKCON (Comparator <sub>x</sub> Mask Gating Control).....	445
PWM Generator 3 (dsPIC33EPXXX(MC/MU)806/810/814 Devices Only) .....	77	CMxMSKSRC (Comparator <sub>x</sub> Mask Source Select Control).....	443
PWM Generator 4 (dsPIC33EPXXX(MC/MU)806/810/814 Devices Only) .....	78	CORCON (Core Control).....	44, 152
PWM Generator 5 (dsPIC33EPXXX(MC/MU)810/814 Devices Only) .....	78	CRCCON1 (CRC Control 1).....	463
PWM Generator 6 (dsPIC33EPXXX(MC/MU)810/814 Devices Only) .....	79	CRCCON2 (CRC Control 2).....	464
PWM Generator 7 (dsPIC33EPXXX(MC/MU)814 Devices Only) .....	79	CRCXORH (CRC XOR Polynomial High).....	465
QEI1 (dsPIC33EPXXX(MC/MU)806/810/814 Devices Only) .....	80	CRCXORL (CRC XOR Polynomial Low).....	465
QEI2 (dsPIC33EPXXX(MC/MU)806/810/814 Devices Only) .....	81	CVRCON (Comparator Voltage Reference Control) .....	448
Real-Time Clock and Calendar (RTCC).....	96	CxBUFPNT1 (ECAN <sub>x</sub> Filter 0-3 Buffer Pointer).....	371
Reference Clock .....	106	CxBUFPNT2 (ECAN <sub>x</sub> Filter 4-7 Buffer Pointer).....	372
SPI1, SPI2, SPI3 and SPI4.....	84	CxBUFPNT3 (ECAN <sub>x</sub> Filter 8-11 Buffer Pointer).....	372
System Control .....	106	CxBUFPNT4 (ECAN <sub>x</sub> Filter 12-15 Buffer Pointer) .....	373
Timer1 through Timer9 .....	70	CxCFG1 (ECAN <sub>x</sub> Baud Rate Configuration 1) .....	369
		CxCFG2 (ECAN <sub>x</sub> Baud Rate Configuration 2) .....	370
		CxCTRL1 (ECAN <sub>x</sub> Control 1) .....	362
		CxCTRL2 (ECAN <sub>x</sub> Control 2) .....	363
		CxEC (ECAN <sub>x</sub> Transmit/Receive Error Count) .....	369
		CxFCTRL (ECAN <sub>x</sub> FIFO Control) .....	365
		CxFEN1 (ECAN <sub>x</sub> Acceptance Filter Enable) .....	371
		CxFIFO (ECAN <sub>x</sub> FIFO Status) .....	366
		CxFMSKSEL1 (ECAN <sub>x</sub> Filter 7-0 Mask Selection) .....	375
		CxFMSKSEL2 (ECAN <sub>x</sub> Filter 15-8 Mask Selection) .....	376
		CxINTE (ECAN <sub>x</sub> Interrupt Enable) .....	368
		CxINTF (ECAN <sub>x</sub> Interrupt Flag) .....	367
		CxRXFnEID (ECAN <sub>x</sub> Acceptance Filter n Extended Identifier) .....	375