

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

| Product Status | Active |
|----------------------------|--|
| Core Processor | dsPIC |
| Core Size | 16-Bit |
| Speed | 70 MIPs |
| Connectivity | CANbus, I ² C, IrDA, LINbus, QEI, SPI, UART/USART, USB OTG |
| Peripherals | Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT |
| Number of I/O | 83 |
| Program Memory Size | 512KB (170K x 24) |
| Program Memory Type | FLASH |
| EEPROM Size | |
| RAM Size | 24K x 16 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V |
| Data Converters | A/D 32x10b/12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 100-TQFP |
| Supplier Device Package | 100-TQFP (12x12) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep512mu810-i-pt |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| | | | | | | 4EP2560 4EP5120 | | | | | |
|-----|----------|----------|-----------|-----------|-----------|--------------------|-----------|-----------|-----------|-----------|--------------|
| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
| ۹ (| O RE4 | O RE3 | RG13 | O RE0 | RG0 | RF1 | O Vdd | NC | RD12 | RD2 | RD1 |
| 3 | NC | RG15 | O RE2 | O RE1 | O RA7 | RF0 | O VCAP | RD5 | RD3 | ⊖ Vss | O RC14 |
| c | O RE6 | O VDD | RG12 | RG14 | O RA6 | NC | O RD7 | RD4 | NC | O RC13 | R D11 |
| D | O RC1 | O RE7 | O RE5 | NC | NC | NC | O RD6 | RD13 | RD0 | NC | RD10 |
| E | O RC4 | C RC3 | O RG6 | O RC2 | NC | RG1 | NC | RA15 | RD8 | RD9 | RA14 |
| F | MCLR | O RG8 | O RG9 | O RG7 | ⊖ Vss | NC | NC | | O RC12 | ⊖ Vss | O RC15 |
| G | O RE8 | O RE9 | RA0 | NC | O Vdd | ⊖ Vss | ⊖ Vss | NC | RA5 | RA3 | RA4 |
| н | O RB5 | O RB4 | NC | NC | NC | O Vdd | NC | VBUS | UUSB3V3 | O RG2 | RA2 |
| J | O RB3 | O RB2 | O RB7 | O AVDD | O RB11 | RA1 | O RB12 | NC | NC | RF8 | O RG3 |
| к | O RB1 | O RB0 | O RA10 | O RB8 | NC | RF12 | O RB14 | | RD15 | RF3 | RF2 |
| L | O RB6 | O RA9 |) AVss | O RB9 | O RB10 | RF13 | O RB13 | O RB15 | RD14 | RF4 | RF5 |

Pin Diagrams (Continued)

| Pin Name | Pin Type | Buffer Type | PPS | Description |
|-----------------------------------|-------------|----------------|-----|--|
| SCL1 ⁽⁵⁾ | I/O | ST | No | Synchronous serial clock input/output for I2C1. |
| SDA1 ⁽⁵⁾ | I/O | ST | No | Synchronous serial data input/output for I2C1. |
| ASCL1 ⁽⁵⁾ | I/O | ST | No | Alternate synchronous serial clock input/output for I2C1. |
| ASDA1 ⁽⁵⁾ | I/O | ST | No | Alternate synchronous serial data input/output for I2C1. |
| SCL2 ⁽⁵⁾ | I/O | ST | No | Synchronous serial clock input/output for I2C2. |
| SDA2 ⁽⁵⁾ | I/O | ST | No | Synchronous serial data input/output for I2C2. |
| ASCL2 ⁽⁵⁾ | I/O | ST | No | Alternate synchronous serial clock input/output for I2C2. |
| ASDA2 ⁽⁵⁾ | I/O | ST | No | Alternate synchronous serial data input/output for I2C2. |
| TMS | Ι | ST | No | JTAG Test mode select pin. |
| ТСК | I | ST | No | JTAG test clock input pin. |
| TDI | I. | ST | No | JTAG test data input pin. |
| TDO | 0 | — | No | JTAG test data output pin. |
| INDX1 ⁽¹⁾ | I | ST | Yes | Quadrature Encoder Index1 pulse input. |
| HOME1 ⁽¹⁾ | 1 | ST | Yes | Quadrature Encoder Home1 pulse input. |
| QEA1 ⁽¹⁾ | I | ST | Yes | Quadrature Encoder Phase A input in QEI1 mode. Auxiliary timer |
| | | | | external clock input in Timer mode. |
| QEB1 ⁽¹⁾ | I | ST | Yes | Quadrature Encoder Phase A input in QEI1 mode. Auxiliary timer |
| (4) | | | | external gate input in Timer mode. |
| CNTCMP1 ⁽¹⁾ | 0 | | Yes | Quadrature Encoder Compare Output 1. |
| INDX2 ⁽¹⁾ | I | ST | Yes | Quadrature Encoder Index2 pulse input. |
| HOME2 ⁽¹⁾ | I | ST | Yes | Quadrature Encoder Home2 pulse input. |
| QEA2 ⁽¹⁾ | I | ST | Yes | Quadrature Encoder Phase A input in QEI2 mode. Auxiliary timer |
| (1) | | | | external clock input in Timer mode. |
| QEB2 ⁽¹⁾ | I | ST | Yes | Quadrature Encoder Phase B input in QEI2 mode. Auxiliary timer |
| | 0 | | M | external gate input in Timer mode. |
| CNTCMP2 ⁽¹⁾ | 0 | — | Yes | Quadrature Encoder Compare Output 2. |
| COFS | I/O | ST | Yes | Data Converter Interface frame synchronization pin. |
| CSCK | I/O | ST | Yes | Data Converter Interface serial clock input/output pin. |
| CSDI | | ST | Yes | Data Converter Interface serial data input pin. |
| CSDO | 0 | | Yes | Data Converter Interface serial data output pin. |
| C1RX | I | ST | Yes | ECAN1 bus receive pin. |
| C1TX | 0 | — | Yes | ECAN1 bus transmit pin. |
| C2RX | Ι | ST | Yes | ECAN2 bus receive pin. |
| C2TX | 0 | — | Yes | ECAN2 bus transmit pin. |
| RTCC | 0 | | No | Real-Time Clock alarm output. |
| CVREF | 0 | Analog | No | Comparator voltage reference output. |
| C1IN1+, C1IN2-, C1IN1-, C1IN3- | I | Analog | No | Comparator 1 inputs |
| C1OUT | 0 | | Yes | Comparator 1 output. |

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

 Legend:
 CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels PPS = Peripheral Pin Select
 Analog = Analog input O = Output TTL = TTL input buffer
 P = Powe I = Input

Note 1: This pin is available on dsPIC33EPXXX(MC/MU)806/810/814 devices only.

- **2:** AVDD must be connected at all times.
- 3: These pins are input only on dsPIC33EPXXXMU8XX and PIC24EPXXXGU8XX devices.
- 4: These pins are only available on dsPIC33EPXXXMU8XX and PIC24EPXXXGU8XX devices.
- 5: The availability of I²C[™] interfaces varies by device. Refer to the "**Pin Diagrams**" section for availability. Selection (SDAx/SCLx or ASDAx/ASCLx) is made using the device Configuration bits, ALTI2C1 and ALTI2C2 (FPOR<5:4>). See Section 29.0 "Special Features" for more information.
- 6: Analog functionality is activated by enabling the USB module and is not controlled by the ANSEL register.





FIGURE 2-1: RECOMMENDED MINIMUM CONNECTION



2.2.1 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including DSCs to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 µF to 47 µF.

2.3 **CPU Logic Filter Capacitor** Connection (VCAP)

A low-ESR (< 1 Ohms) capacitor is required on the VCAP pin, which is used to stabilize the voltage regulator output voltage. The VCAP pin must not be connected to VDD and must have a capacitor greater than 4.7 µF (10 µF is recommended), 16V connected to ground. The type can be ceramic or tantalum. See Section 32.0 "Electrical Characteristics" for additional information.

The placement of this capacitor should be close to the VCAP. It is recommended that the trace length not exceeds one-quarter inch (6 mm). See Section 29.2 "On-Chip Voltage Regulator" for details.

Master Clear (MCLR) Pin 2.4

The MCLR pin provides two specific device functions:


- · Device Reset
- · Device Programming and Debugging

During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as shown in Figure 2-2, it is recommended that the capacitor C, be isolated from the MCLR pin during programming and debugging operations.

Place the components as shown in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.

EXAMPLE OF MCLR PIN FIGURE 2-2: CONNECTIONS



- **Note 1:** $R \leq 10 \text{ k}\Omega$ is recommended. A suggested starting value is 10 k Ω . Ensure that the MCLR pin VIH and VIL specifications are met.
 - $R1 \leq 470\Omega$ will limit any current flowing into 2: MCLR from the external capacitor C, in the event of MCLR pin breakdown, due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS). Ensure that the MCLR pin VIH and VIL specifications are met.

TABLE 4-38: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR dsPIC33EPXXXMU806 DEVICES ONLY

| File Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|--------------|-------|--------|--------|--------|-------------|--------|--------|-------|-------|-------|-------------|------------|-------|-------|--------|-------|-------|---------------|
| RPOR0 | 0680 | _ | _ | | | RP65 | R<5:0> | | | _ | | RP64R<5:0> | | | | | | 0000 |
| RPOR1 | 0682 | | _ | | | RP67 | २<5:0> | | | _ | — | | | RP66 | R<5:0> | | | 0000 |
| RPOR2 | 0684 | _ | _ | | RP69R<5:0> | | | | — | _ | | RP68R<5:0> | | | | | 0000 | |
| RPOR3 | 0686 | _ | _ | | RP71R<5:0> | | | | — | _ | RP70R<5:0> | | | | | 0000 | | |
| RPOR4 | 0688 | _ | _ | | RP80R<5:0> | | | | — | — | _ | _ | _ | — | _ | — | 0000 | |
| RPOR5 | 068A | | _ | | | RP84 | २<5:0> | | | _ | — | | | RP82 | R<5:0> | | | 0000 |
| RPOR6 | 068C | | - | | | RP87 | २<5:0> | | | _ | — | RP85R<5:0> | | | | | 0000 | |
| RPOR7 | 068E | | - | | | RP97 | २<5:0> | | | _ | — | | | RP96 | R<5:0> | | | 0000 |
| RPOR8 | 0690 | | - | | RP99R<5:0> | | | | _ | — | | | | | _ | 0000 | | |
| RPOR9 | 0692 | _ | _ | | RP101R<5:0> | | | | — | _ | RP100R<5:0> | | | | 0000 | | | |
| RPOR13 | 069A | _ | _ | | RP118R<5:0> | | | | — | — | _ | _ | _ | — | _ | — | 0000 | |
| RPOR14 | 069C | — | — | _ | | | | | _ | _ | RP120R<5:0> | | | | | 0000 | | |

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-39: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR dsPIC33EPXXX(GP/MC/MU)806 AND PIC24EPXXXGP806 DEVICES ONLY

| File Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|--------------|-------|--------|--------|--------|------------|--------|--------|-------|-------|-------|-------|-------|-------|--------|--------|-------|-------|---------------|
| RPOR0 | 0680 | _ | — | | | RP65F | R<5:0> | | | — | — | | | RP64 | R<5:0> | | | 0000 |
| RPOR1 | 0682 | — | _ | | | RP67F | R<5:0> | | | _ | _ | | | RP66 | R<5:0> | | | 0000 |
| RPOR2 | 0684 | _ | _ | | | RP69F | R<5:0> | | | _ | _ | | | RP68 | R<5:0> | | | 0000 |
| RPOR3 | 0686 | _ | _ | | RP71R<5:0> | | | | _ | _ | | | RP70 | R<5:0> | | | 0000 | |
| RPOR4 | 0688 | _ | _ | | | RP80F | R<5:0> | | | _ | _ | _ | _ | _ | _ | _ | _ | 0000 |
| RPOR5 | 068A | _ | _ | | | RP84F | R<5:0> | | | _ | _ | | | RP82 | R<5:0> | | | 0000 |
| RPOR6 | 068C | _ | _ | | | RP87F | R<5:0> | | | _ | _ | | | RP85 | R<5:0> | | | 0000 |
| RPOR7 | 068E | _ | _ | | | RP97F | R<5:0> | | | _ | _ | | | RP96 | R<5:0> | | | 0000 |
| RPOR8 | 0690 | _ | _ | | | RP99F | R<5:0> | | | _ | _ | | | RP98 | R<5:0> | | | 0000 |
| RPOR9 | 0692 | — | _ | | | RP101 | R<5:0> | | | _ | _ | | | RP100 | R<5:0> | | | 0000 |
| RPOR10 | 0694 | — | _ | _ | _ | _ | _ | _ | _ | _ | _ | | | RP102 | R<5:0> | | | 0000 |
| RPOR13 | 069A | — | _ | | | RP118 | R<5:0> | | | _ | _ | _ | _ | — | _ | — | _ | 0000 |
| RPOR14 | 069C | _ | — | — | _ | — | — | _ | — | _ | — | | | RP120 | R<5:0> | | | 0000 |

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

In addition, DMA transfers can be triggered by timers as well as external interrupts. Each DMA channel is unidirectional. Two DMA channels must be allocated to read and write to a peripheral. If more than one channel receive a request to transfer data, a simple fixed priority scheme, based on channel number, dictates which channel completes the transfer and which channel, or channels, are left pending. Each DMA channel moves a block of data, after which it generates an interrupt to the CPU to indicate that the block is available for processing.

The DMA controller provides these functional capabilities:

- Up to 15 DMA Channels
- Register Indirect With Post-Increment Addressing mode
- Register Indirect Without Post-Increment Addressing mode

- Peripheral Indirect Addressing mode (peripheral generates destination address)
- CPU Interrupt after Half or Full Block Transfer Complete
- Byte or Word Transfers
- · Fixed Priority Channel Arbitration
- Manual (software) or Automatic (peripheral DMA requests) Transfer Initiation
- One-Shot or Auto-Repeat Block Transfer modes
- Ping-Pong mode (automatic switch between two DPSRAM start addresses after each block transfer complete)
- DMA Request for Each Channel can be Selected from Any Supported Interrupt Source
- Debug Support Features

The peripherals that can utilize DMA are listed in Table 8-1.

| Peripheral to DMA Association | DMAxREQ Register IRQSEL<7:0> Bits | DMAxPAD Register (Values to Read from Peripheral) | DMAxPAD Register (Values to Write to Peripheral) |
|-------------------------------|--------------------------------------|---|--|
| INT0 – External Interrupt 0 | 0000000 | _ | _ |
| IC1 – Input Capture 1 | 0000001 | 0x0144 (IC1BUF) | — |
| IC2 – Input Capture 2 | 00000101 | 0x014C (IC2BUF) | — |
| IC3 – Input Capture 3 | 00100101 | 0x0154 (IC3BUF) | — |
| IC4 – Input Capture 4 | 00100110 | 0x015C (IC4BUF) | — |
| OC1 – Output Compare 1 | 0000010 | _ | 0x0906 (OC1R) 0x0904 (OC1RS) |
| OC2 – Output Compare 2 | 00000110 | _ | 0x0910 (OC2R) 0x090E (OC2RS) |
| OC3 – Output Compare 3 | 00011001 | _ | 0x091A (OC3R) 0x0918 (OC3RS) |
| OC4 – Output Compare 4 | 00011010 | _ | 0x0924 (OC4R) 0x0922 (OC4RS) |
| TMR2 – Timer2 | 00000111 | — | — |
| TMR3 – Timer3 | 00001000 | — | — |
| TMR4 – Timer4 | 00011011 | — | — |
| TMR5 – Timer5 | 00011100 | — | — |
| SPI1 Transfer Done | 00001010 | 0x0248 (SPI1BUF) | 0x0248 (SPI1BUF) |
| SPI2 Transfer Done | 00100001 | 0x0268 (SPI2BUF) | 0x0268 (SPI2BUF) |
| SPI3 Transfer Done | 01011011 | 0x02A8 (SPI3BUF) | 0x02A8 (SPI3BUF) |
| SPI4 Transfer Done | 01111011 | 0x02C8 (SPI4BUF) | 0x02C8 (SPI4BUF) |
| UART1RX – UART1 Receiver | 00001011 | 0x0226 (U1RXREG) | — |
| UART1TX – UART1 Transmitter | 00001100 | — | 0x0224 (U1TXREG) |
| UART2RX – UART2 Receiver | 00011110 | 0x0236 (U2RXREG) | |
| UART2TX – UART2 Transmitter | 00011111 | | 0x0234 (U2TXREG) |
| UART3RX – UART3 Receiver | 01010010 | 0x0256 (U3RXREG) | — |
| UART3TX – UART3 Transmitter | 01010011 | — | 0x0254 (U3TXREG) |

TABLE 8-1: DMA CHANNEL TO PERIPHERAL ASSOCIATIONS

REGISTER 10-2: PMD2: PERIPHERAL MODULE DISABLE CONTROL REGISTER 2 (CONTINUED)

| bit 3 | OC4MD: Output Compare 4 Module Disable bit |
|-------|---|
| | 1 = Output Compare 4 module is disabled |
| | 0 = Output Compare 4 module is enabled |
| bit 2 | OC3MD: Output Compare 3 Module Disable bit |
| | 1 = Output Compare 3 module is disabled |
| | 0 = Output Compare 3 module is enabled |
| bit 1 | OC2MD: Output Compare 2 Module Disable bit |
| | 1 = Output Compare 2 module is disabled |
| | 0 = Output Compare 2 module is enabled |
| bit 0 | OC1MD: Output Compare 1 Module Disable bit |
| | 1 = Output Compare 1 module is disabled |
| | |

11.7 Peripheral Pin Select Control Registers

REGISTER 11-1: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0

| U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--------|-------|-------|-------|------------|-------|-------|-------|
| — | | | | INT1R<6:0> | | | |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| — | — | — | — | — | — | — | — |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |

| Legend: | | | |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit | t, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 15 Unimplemented: Read as '0'

bit 14-8 INT1R<6:0>: Assign External Interrupt 1 (INT1) to the Corresponding RPn/RPIn Pin bits (see Table 11-2 for input pin selection numbers) 11111111 = Input tied to RP127 .

0000001 = Input tied to CMP1

0000000 = Input tied to Vss

bit 7-0 Unimplemented: Read as '0'

REGISTER 11-47: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTER 3

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--------|-----|-------|-------|-------|--------|-------|-------|
| — | — | | | RP71 | R<5:0> | | |
| bit 15 | | | | | | | bit 8 |

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-----|-------|-------|-------|--------|-------|-------|
| — | — | | | RP70 | R<5:0> | | |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, | , read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| bit 15-14 | Unimplemented: Read as '0' |
|-----------|----------------------------|
|-----------|----------------------------|

| bit 13-8 | RP71R<5:0>: Peripheral Output Function is Assigned to RP71 Output Pin bits |
|----------|---|
| | (see Table 11-3 for peripheral function numbers) |
| bit 7-6 | Unimplemented: Read as '0' |

bit 5-0 **RP70R<5:0>:** Peripheral Output Function is Assigned to RP70 Output Pin bits (see Table 11-3 for peripheral function numbers)

REGISTER 11-48: RPOR4: PERIPHERAL PIN SELECT OUTPUT REGISTER 4

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--------|-----|-------|-------|-------|--------|-------|-------|
| — | — | | | RP80 | R<5:0> | | |
| bit 15 | | | | | | | bit 8 |

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-----|-------|-------|-------|--------|-------|-------|
| — | — | | | RP79 | R<5:0> | | |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | | |
|-------------------|---|----------------------|--------------------|--|
| R = Readable bit | W = Writable bit U = Unimplemented bit, read as '0' | | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | |

bit 15-14 Unimplemented: Read as '0'

| bit 13-8 | RP80R<5:0>: Peripheral Output Function is Assigned to RP80 Output Pin bits |
|----------|--|
| | (see Table 11-3 for peripheral function numbers) |
| bit 7-6 | Unimplemented: Read as '0' |

bit 5-0 **RP79R<5:0>:** Peripheral Output Function is Assigned to RP79 Output Pin bits (see Table 11-3 for peripheral function numbers)

REGISTER 19-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

| bit 6 | STREN: SCLx Clock Stretch Enable bit (when operating as I ² C slave) |
|-------|--|
| | Used in conjunction with the SCLREL bit. |
| | 1 = Enables software or receives clock stretching |
| | 0 = Disables software or receives clock stretching |
| bit 5 | ACKDT: Acknowledge Data bit (when operating as I ² C master, applicable during master receive) |
| | Value that is transmitted when the software initiates an Acknowledge sequence. 1 = Sends NACK during Acknowledge 0 = Sends ACK during Acknowledge |
| | |
| bit 4 | ACKEN: Acknowledge Sequence Enable bit (when operating as I²C master, applicable during master receive) 1 = Initiates Acknowledge sequence on SDAx and SCLx pins and transmits the ACKDT data bit. Hardware is clear at the end of a master Acknowledge sequence. 0 = Acknowledge sequence is not in progress |
| bit 3 | RCEN: Receive Enable bit (when operating as I ² C master) |
| | 1 = Enables Receive mode for I^2C . Hardware is clear at the end of the eighth bit of a master receive data byte. 0 = Receive sequence is not in progress |
| bit 2 | PEN: Stop Condition Enable bit (when operating as I ² C master) |
| | 1 = Initiates Stop condition on SDAx and SCLx pins. Hardware is clear at the end of a master Stop sequence. 0 = Stop condition is not in progress |
| bit 1 | RSEN: Repeated Start Condition Enable bit (when operating as I ² C master) |
| | 1 = Initiates Repeated Start condition on SDAx and SCLx pins. Hardware is clear at the end of a master Repeated Start sequence. |
| | 0 = Repeated Start condition is not in progress |
| bit 0 | SEN: Start Condition Enable bit (when operating as I ² C master) |
| | 1 = Initiates Start condition on SDAx and SCLx pins. Hardware is clear at the end of a master Start sequence. 0 = Start condition is not in progress |

Note 1: When performing master operations, ensure that the IPMIEN bit is '0'.

REGISTER 20-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

| bit 5 | ADDEN: Address Character Detect bit (bit 8 of received data = 1) |
|-------|---|
| | 1 = Address Detect mode is enabled; if 9-bit mode is not selected, this does not take effect 0 = Address Detect mode is disabled |
| bit 4 | RIDLE: Receiver Idle bit (read-only) |
| | 1 = Receiver is Idle 0 = Receiver is active |
| bit 3 | PERR: Parity Error Status bit (read-only) |
| | 1 = Parity error has been detected for the current character (character at the top of the receive FIFO) 0 = Parity error has not been detected |
| bit 2 | FERR: Framing Error Status bit (read-only) |
| | 1 = Framing error has been detected for the current character (character at the top of the receive FIFO) |
| | 0 = Framing error has not been detected |
| bit 1 | OERR: Receive Buffer Overrun Error Status bit (read/clear only) |
| | 1 = Receive buffer has overflowed 0 = Receive buffer has not overflowed; clearing a previously set OERR bit (1 → 0 transition) resets the receiver buffer and the UxRSR to the empty state |
| bit 0 | URXDA: Receive Buffer Data Available bit (read-only) |
| | 1 = Receive buffer has data, at least one more character can be read 0 = Receive buffer is empty |
| | |

Note 1: Refer to **Section 17. "UART**" (DS70582) in the *"dsPIC33E/PIC24E Family Reference Manual"* for information on enabling the UARTx module for transmit operation.

| R-0 | R-0 TERRO | R-0 CNT<7:0> | R-0 | R-0 | R-0 |
|--|------------------|---|--------------|--------------|-------------------------------|
| | TERRO | CNT<7:0> | | | |
| | | | | | |
| | | | | | bit 8 |
| | | | | | |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| | RERRO | CNT<7:0> | | | |
| | | | | | bit 0 |
| | | | | | |
| | | | | | |
| adable bit W = Writable bit U = Unimplemented bit, read as '0' | | | | | |
| -n = Value at POR (1' = Bit is set | | '0' = Bit is cleared x = Bit is unknown | | | |
| | / = Writable bit | RERRO | RERRCNT<7:0> | RERRCNT<7:0> | <pre>RERRCNT<7:0></pre> |

| REGISTER 21-8: | CXEC: ECANX TRANSMIT/RECEIVE ERROR COUNT REGISTER |
|----------------|---|
| | |

| bit 15-8 | TERRCNT<7:0>: Transmit Error Count bits |
|----------|---|
| bit 7-0 | RERRCNT<7:0>: Receive Error Count bits |

REGISTER 21-9: CxCFG1: ECANx BAUD RATE CONFIGURATION REGISTER 1

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|--------|-----|-----|-----|-----|-----|-----|-------|
| — | — | — | _ | — | — | — | — |
| bit 15 | | | | | | | bit 8 |

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-------|-------|-------|-------|--------|-------|-------|
| SJW | <1:0> | | | BRP | °<5:0> | | |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | | |
|-------------------|------------------|-----------------------------|--------------------|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | d as '0' | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | |

| bit 15-8 | Unimplemented: Read as '0' |
|----------|--|
| bit 7-6 | SJW<1:0>: Synchronization Jump Width bits |
| | 11 = Length is 4 x TQ 10 = Length is 3 x TQ 01 = Length is 2 x TQ 00 = Length is 1 x TQ |
| bit 5-0 | BRP<5:0>: Baud Rate Prescaler bits |
| | 11 1111 = TQ = 2 x 64 x 1/FCAN |
| | • |
| | • |
| | • |
| | 00 0010 = TQ = 2 x 3 x 1/FCAN 00 0001 = TQ = 2 x 2 x 1/FCAN 00 0000 = TQ = 2 x 1 x 1/FCAN |

| REGISTER | 21-15: | CXBU | FPN14: ECA | | 12-15 BUFFE | RPOINTER | REGISTER 4 | |
|--------------|--------|----------|--------------------------------------|-----------------|------------------|-----------------|-----------------|-------|
| R/W-0 | R/\ | W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | F15BP | 2<3:0> | | | F14E | 3P<3:0> | |
| bit 15 | | | | | | | | bit 8 |
| R/W-0 | R/ | W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | F13BP | 2<3:0> | | | F12E | 3P<3:0> | |
| bit 7 | | | | | | | | bit 0 |
| | | | | | | | | |
| Legend: | | | | | | | | |
| R = Readab | le bit | | W = Writable | bit | U = Unimplen | nented bit, rea | ad as '0' | |
| -n = Value a | t POR | | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unki | nown |
| bit 15-12 | F15BI | P<3:0>: | : RX Buffer Ma | sk for Filter 1 | 5 bits | | | |
| | 1111 | = Filter | hits received in | n RX FIFO bu | ffer | | | |
| | 1110 | = Filter | hits received in | n RX Buffer 14 | 4 | | | |
| | • | | | | | | | |
| | • | | | | | | | |
| | • | | | | | | | |
| | | | hits received in hits received in | | | | | |
| | | | | | | | | |

REGISTER 21-15: CxBUFPNT4: ECANx FILTER 12-15 BUFFER POINTER REGISTER 4

| bit 11-8 | F14BP<3:0>: RX Buffer Mask for Filter 14 bits (same values as bit 15-12) |
|----------|---|
| bit 7-4 | F13BP<3:0>: RX Buffer Mask for Filter 13 bits (same values as bit 15-12) |

bit 3-0 **F12BP<3:0>:** RX Buffer Mask for Filter 12 bits (same values as bit 15-12)

| REGISTER 2 | 22-6: UxCC | N: USB CON | TROL REGI | STER (HOST | MODE) | | |
|-------------------|-----------------------|------------------------------------|------------------|--------------------|-------------------|--------------------|---------------|
| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| — | — | — | — | — | — | — | — |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R-x, HSC | R-x, HSC | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| JSTATE | SE0 | TOKBUSY | USBRST | HOSTEN | RESUME | PPBRST | SOFEN |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | U = Unimplem | ented bit, read | d as '0' | | | |
| R = Readable | e bit | W = Writable b | bit | HSC = Hardw | are Settable/C | learable bit | |
| -n = Value at | POR | '1' = Bit is set | | '0' = Bit is clea | ared | x = Bit is unkn | own |
| | | | | | | | |
| bit 15-8 | Unimplemen | ted: Read as '0 | , | | | | |
| bit 7 | JSTATE: Live | Differential Re | ceiver J State | Flag bit | | | |
| | | ifferential '0' in l | ow-speed, diff | erential '1' in fu | Ill-speed) is def | tected on the U | SB |
| h # 0 | 0 = No J state | | Elevelait | | | | |
| bit 6 | | gle-Ended Zero ded zero is acti | - | huo | | | |
| | 0 | -ended zero is acti | | bus | | | |
| bit 5 | - | oken Busy Stati | | | | | |
| | | peing executed | | odule in On-Th | e-Go state | | |
| | | is being execut | | | | | |
| bit 4 | USBRST: US | B Reset bit | | | | | |
| | | set has been ge | enerated; for S | Software Reset, | application m | ust set this bit f | for 50 ms and |
| | then clea | et is terminated | I | | | | |
| bit 3 | | B Host Mode E | | | | | |
| Sit O | | capability is en | | wns on D+ and | D- are activate | d in hardware | |
| | | capability is dis | | | | | |
| bit 2 | RESUME: US | B Resume Sig | naling Enable | bit | | | |
| | 1 = Resume wake-up | signaling is activ | vated; software | e must set the b | oit for 10 ms and | d then clear to e | enable remote |
| | | signaling is disa | abled | | | | |
| bit 1 | | g-Pong Buffers | | | | | |
| | 1 = Resets a | Il Ping-Pong Bu | ffer Pointers to | | fer descriptor b | oanks | |
| | - | g Buffer Pointe | | | | | |
| bit 0 | | Start-of-Frame | | | | | |
| | | rame token is s rame token is c | | 1 ms | | | |
| | | | ISADIEU | | | | |

| REGISTER | 22-7: UxAC | DR: USB AD | DRESS REG | SISTER | | | |
|-----------------------|-------------|------------------------------------|-----------------|-----------------------|------------------|-----------------|-------|
| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| _ | — | _ | _ | — | — | — | _ |
| bit 15 | | | | | | | bit 8 |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| LSPDEN ⁽¹⁾ | | | | DEVADDR<6:0 | > | | |
| bit 7 | | | | | | | bit C |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | e bit | W = Writable I | oit | U = Unimplem | nented bit, read | l as '0' | |
| -n = Value at I | POR | '1' = Bit is set | | '0' = Bit is clea | ared | x = Bit is unkr | nown |
| hit 15 0 | Unimploment | ted. Dood oo ' | ., | | | | |
| bit 15-8 | • | ited: Read as '0 | | (4) | | | |
| bit 7 | LSPDEN: US | B Low-Speed E | Enable Indicate | or bit ⁽¹⁾ | | | |
| | | dule operates a dule operates a | | | | | |

| Note 1: | Host mode only. In Device mode, this bit is unimplemented. |
|---------|--|

DEVADDR<6:0>: USB Device Address bits

REGISTER 22-8: UxTOK: USB TOKEN REGISTER (HOST MODE ONLY)

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|--------------|---------------------|---------------------|---------------------------|-------------------|------------------|-----------------|-------|
| _ | — | _ | _ | — | — | _ | — |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | PID< | 3:0> ⁽¹⁾ | | | EP< | 3:0> | |
| bit 7 | | | | · | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readab | le bit | W = Writable I | bit | U = Unimplem | nented bit, read | as '0' | |
| -n = Value a | t POR | '1' = Bit is set | | '0' = Bit is clea | ared | x = Bit is unkr | nown |
| | | | | | | | |
| bit 15-8 | Unimplemen | ted: Read as '0 |)' | | | | |
| bit 7-4 | PID<3:0>: To | ken Type Identi | ifier bits ⁽¹⁾ | | | | |
| | 1101 = SETU | JP (TX) token ty | /pe transactior | า | | | |
| | 1001 = IN (R | X) token type tr | ansaction | | | | |
| | 0001 = OUT | (TX) token type | e transaction | | | | |
| bit 3-0 | EP<3:0>: Tok | ken Command E | Endpoint Addre | ess bits | | | |
| | This value mu | ust specify a val | lid endpoint or | n the attached d | evice. | | |
| | | | | | | | |
| | | | | | | | |

Note 1: All other combinations are reserved and are not to be used.

bit 6-0

REGISTER 22-13: UxOTGIE: USB OTG INTERRUPT ENABLE REGISTER (HOST MODE ONLY)

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|--------|-----|-----|-----|-----|-----|-----|-------|
| — | — | — | — | — | — | | — |
| bit 15 | | | | | | | bit 8 |

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 |
|-------|----------|----------|--------|---------|----------|-----|----------|
| IDIE | T1MSECIE | LSTATEIE | ACTVIE | SESVDIE | SESENDIE | — | VBUSVDIE |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | | |
|------------|-----------|---|-----------------------|--------------------|
| R = Reada | ble bit | W = Writable bit | U = Unimplemented bit | , read as '0' |
| -n = Value | at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |
| bit 15-8 | Unimple | mented: Read as '0' | | |
| bit 7 | • | Interrupt Enable bit | | |
| | | rupt is enabled | | |
| | | rupt is disabled | | |
| bit 6 | T1MSEC | IE: 1 Millisecond Timer Interr | rupt Enable bit | |
| | 1 = Inter | rupt is enabled | | |
| | 0 = Inter | rupt is disabled | | |
| bit 5 | LSTATE | E: Line State Stable Interrupt | t Enable bit | |
| | | rupt is enabled | | |
| | 0 = Inter | rupt is disabled | | |
| bit 4 | | Bus Activity Interrupt Enable | e bit | |
| | | rupt is enabled | | |
| | | rupt is disabled | | |
| bit 3 | | E: Session Valid Interrupt Ena | able bit | |
| | | rupt is enabled | | |
| bit 2 | | rupt is disabled | torrupt Epoblo bit | |
| DIL Z | | IE: B-Device Session End In | iterrupt Enable bit | |
| | | rupt is enabled rupt is disabled | | |
| bit 1 | | mented: Read as '0' | | |
| bit 0 | • | | provent Enable bit | |
| | | IE: A-Device VBUS Valid Inte rupt is enabled | | |
| | | rupt is disabled | | |

| TABLE 29-2: Bit Field | Register | RTSP Effect | S DESCRIPTION (CONTINUED) Description |
|--------------------------|--------------------|-------------|--|
| | - | | Watchdog Timer Window Enable bit |
| WINDIS | FWDT | Immediate | 1 = Watchdog Timer is in Non-Window mode |
| | | | 0 = Watchdog Timer is in Window mode |
| PLLKEN | FWDT | Immediate | PLL Lock Wait Enable bit |
| | | | 1 = Clock switches to the PLL source will wait until the PLL lock signal is valid 0 = Clock switch will not wait for PLL lock |
| WDTPRE | FWDT | Immediate | Watchdog Timer Prescaler bit |
| | | | 1 = 1:128 0 = 1:32 |
| APLK<1:0> | FAS ⁽²⁾ | Immediate | Auxiliary Segment Key bits |
| | | | These bits must be set to '00' if AWRP = 1 and APL = 1. These bits must be set to '11' for any other value of the AWRP and APL bits. Any mismatch between either the AWRP or APL bits and the APLK bits |
| | | | (as described above), will result in code protection becoming enabled for the Auxiliary Segment. A Flash bulk erase will be required to unlock the device. |
| APL | FAS ⁽²⁾ | Immediate | Auxiliary Segment Code-Protect bit |
| | | | 1 = Auxiliary program memory is not code-protected |
| | | | 0 = Auxiliary program memory is code-protected |
| AWRP | FAS ⁽²⁾ | Immediate | Auxiliary Segment Write-Protect bit |
| | | | 1 = Auxiliary program memory is not write-protected0 = Auxiliary program memory is write-protected |
| WDTPOST<3:0> | FWDT | Immediate | Watchdog Timer Postscaler bits |
| | | | 1111 = 1:32,768 |
| | | | 1110 = 1:16,384 |
| | | | • |
| | | | • |
| | | | • |
| | | | 0001 = 1:2 0000 = 1:1 |
| FPWRT<2:0> | FPOR | Immediate | Power-on Reset Timer Value Select bits |
| 11 10111 2.0 | 11 OIX | ininediate | 111 = PWRT = 128 ms |
| | | | 110 = PWRT = 64 ms |
| | | | 101 = PWRT = 32 ms |
| | | | 100 = PWRT = 16 ms |
| | | | 011 = PWRT = 8 ms |
| | | | 010 = PWRT = 4 ms 001 = PWRT = 2 ms |
| | | | 000 = PWRT = Disabled |
| BOREN ⁽¹⁾ | FPOR | Immediate | Brown-out Reset (BOR) Detection Enable bit |
| | | | 1 = BOR is enabled |
| | | | 0 = BOR is disabled |
| ALTI2C2 | FPOR | Immediate | Alternate I ² C [™] pins for I2C2 bit |
| | | | 1 = I2C2 is mapped to the SDA2/SCL2 pins |
| | | | 0 = I2C2 is mapped to the ASDA2/ASCL2 pins |

Note 1: BOR should always be enabled for proper operation (BOREN = 1).

Immediate

2: This register can only be modified when code protection and write protection are disabled for both the General and Auxiliary Segments (APL = 1, AWRP = 1, APLK = 0, GSS = 1, GWRP = 1 and GSSK = 0).

Alternate I²C pins for I2C1 bit

1 = I2C1 is mapped to the SDA1/SCL1 pins 0 = I2C1 is mapped to the ASDA1/ASCL1 pins

FPOR

ALTI2C1

TABLE 32-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

| DC CHARACTERISTICS | | | $\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$ | | | | |
|--------------------|---------------------|------|---|------------|-------|--|--|
| Param. | Typ. ⁽²⁾ | Max. | Units | Conditions | | | |
| Power-Down | Current (IPD) | 1) | | | | | |
| DC60d | 50 | 100 | μA | -40°C | | Base Power-Down Current ^(1,4) | |
| DC60a | 60 | 200 | μA | +25°C | 2 2\/ | | |
| DC60b | 250 | 500 | μA | +85°C | 3.3V | Base Power-Down Current | |
| DC60c | 1600 | 3000 | μA | +125°C | | | |
| DC61d | 8 | 10 | μA | -40°C | | | |
| DC61a | 10 | 15 | μA | +25°C | 2.01/ | Watchdog Timer Current: ∆IwDT ⁽³⁾ | |
| DC61b | 12 | 20 | μA | +85°C | 3.3V | | |
| DC61c | 13 | 25 | μA | +125°C | | | |


Note 1: IPD (Sleep) current is measured as follows:

• CPU core is off, oscillator is configured in EC mode and external clock is active, OSC1 is driven with external square wave from rail-to-rail (EC Clock Overshoot/Undershoot < 250 mV required)

- · CLKO is configured as an I/O input pin in the Configuration Word
- External Secondary Oscillator (SOSC) is disabled (i.e., SOSCO and SOSCI pins are configured as digital I/O inputs)
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled, all peripheral modules are disabled (PMDx bits are all ones)
- The VREGS bit (RCON<8>) = 0 (i.e., core regulator is set to stand-by while the device is in Sleep mode)
- RTCC is disabled
- The VREGSF bit (RCON<11>) = 0 (i.e., Flash regulator is set to stand-by while the device is in Sleep mode)
- · JTAG is disabled
- 2: Data in the "Typ" column is at 3.3V, +25°C unless otherwise stated.
- **3:** The Watchdog Timer current is the additional current consumed when the WDT module is enabled. This current should be added to the base IPD current.
- 4: These currents are measured on the device containing the most memory in this family.

100-Lead Plastic Thin Quad Flatpack (PF) – 14x14x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | Units | | MILLIMETERS | 6 |
|--------------------------|------------|-----------|-------------|------|
| Dimensi | ion Limits | MIN | NOM | MAX |
| Number of Leads | Ν | | 100 | |
| Lead Pitch | е | 0.50 BSC | | |
| Overall Height | А | - | _ | 1.20 |
| Molded Package Thickness | A2 | 0.95 | 1.00 | 1.05 |
| Standoff | A1 | 0.05 | - | 0.15 |
| Foot Length | L | 0.45 | 0.60 | 0.75 |
| Footprint | L1 | 1.00 REF | | |
| Foot Angle | ¢ | 0° | 3.5° | 7° |
| Overall Width | Е | | 16.00 BSC | |
| Overall Length | D | | 16.00 BSC | |
| Molded Package Width | E1 | | 14.00 BSC | |
| Molded Package Length | D1 | 14.00 BSC | | |
| Lead Thickness | С | 0.09 | - | 0.20 |
| Lead Width | b | 0.17 | 0.22 | 0.27 |
| Mold Draft Angle Top | α | 11° | 12° | 13° |
| Mold Draft Angle Bottom | β | 11° | 12° | 13° |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-110B

Section Name **Update Description** Section 4.0 "Memory Added the Write Latch and Auxiliary Interrupt Vector to the Program Memory Organization" Map (see Figure 4-1). Updated the All Resets value for the DSRPAG and DSWPAG registers in the CPU Core Register Maps (see Table 4-1 and Table 4-2). Updated the All Resets value for the INTCON2 register in the Interrupt Controller Register Maps (see Table 4-3 through Table 4-6). Updated the All Resets values for all registers in the Output Compare 1 -Output Compare 16 Register Map, with the exception of the OCxTMR and OCxCON1 registers (see Table 4-9). Removed the DTM bit (TRGCON1<7> from all PWM Generator # Register Maps (see Table 4-11 through Table 4-17). Updated the All Resets value for the QEI1IOC register in the QEI1 Register Map (see Table 4-18). Updated the All Resets value for the QEI2IOC register in the QEI1 Register Map (see Table 4-19). Added Note 4 to the USB OTG Register Map (see Table 4-25) Updated all addresses in the Real-Time Clock and Calendar Register Map (see Table 4-34). Removed RPINR22 from Table 4-37 through Table 4-40. Updated the All Resets values for all registers in the Peripheral Pin Select Input Register Maps and modified the RPIN37-RPINR43 registers (see Table 4-37 through Table 4-40). Added the VREGSF bit (RCON<11>) to the System Control Register Map (see Table 4-43). Added the REFOMD bit (PMD4<3>) to the PMD Register Maps (see Table 4-44 through Table 4-47). Changed the bit range for CNT from <15:0> to <13:0> for all DMAxCNT registers in the DMAC Register Map (see Table 4-49). Updated the All Resets value and removed the ANSC15 and ANSC12 bits in the ANSLEC registers in the PORTC Register Maps (see Table 4-52 and Table 4-53). Updated DSxPAG and Page Description of O, Read and U, Read in Table 4-66. Added Note to the Table 4-67. Updated Arbiter Architecture in Figure 4-8. Updated the Unimplemented value and removed the LATG3 and LATG2 bits in the LATG registers and the CNPUG3 and CNPUG2 bits from the CNPUG registers in the PORTG Register Maps (see Table 4-60 and Table 4-61) Updated the All Resets value and removed the TRISG3 and TRISG2 bits in the TRISG registers and the ODCG3 and ODCG2 bits from the ODCG registers in the PORTG Register Maps (see Table 4-60 and Table 4-61). Section 5.0 "Flash Program Updated the NVMOP<3:0> = 1110 definition to Reserved and added Note 6 to Memory" the Nonvolatile Memory (NVM) Control Register (see Register 5-1). Section 6.0 "Resets" Added the VREGSF bit (RCON<11>) to the Reset Control Register (see Register 6-1).

TABLE A-1: MAJOR SECTION UPDATES (CONTINUED)

| CxRXFnSID (ECANx Acceptance Filter n |
|--|
| Standard Identifier) 374 |
| CxRXFUL1 (ECANx Receive Buffer Full 1) 378 |
| CxRXFUL2 (ECANx Receive Buffer Full 2) |
| CxRXMnEID (ECANx Acceptance Filter Mask n |
| Extended Identifier) |
| CxRXMnSID (ECANx Acceptance Filter Mask n |
| Standard Identifier) |
| CxRXOVF1 (ECANx Receive Buffer Overflow 1) 379 |
| CxRXOVF2 (ECANx Receive Buffer Overflow 2) 379 |
| CxTRmnCON (ECANx TX/RX Buffer m Control) 380 |
| CxVEC (ECANx Interrupt Code) |
| DCICON1 (DCI Control 1) |
| DCICON2 (DCI Control 2) |
| DCICON3 (DCI Control 3) |
| DCISTAT (DCI Status) |
| DMAPPS (DMA Ping-Pong Status) |
| DMAPWC (DMA Peripheral Write Collision Status)169 |
| DMARQC (DMA Request Collision Status) |
| DMACQC (DMA Request Collision Status) |
| DMAXCON (DMA Channel x Transfer Count) |
| DMAXCON (DMA Channel x Control)103 DMAxPAD (DMA Channel x Peripheral Address)167 |
| DMAXEQ (DMA Channel x Felipheral Address) 107 DMAXREQ (DMA Channel x IRQ Select) |
| DMAXTLQ (DMA Channel x INQ Select) |
| Address A, High) |
| DMAxSTAL (DMA Channel x Start |
| Address A, Low) |
| DMAxSTBH (DMA Channel x Start |
| Address B, High) |
| DMAxSTBL (DMA Channel x Start |
| Address B, Low) |
| |
| DSADRH (Most Recent DMA Data Space |
| DSADRH (Most Recent DMA Data Space High Address) |
| High Address)168 |
| High Address)168 DSADRL (Most Recent DMA Data Space |
| High Address) |
| High Address) |
| High Address) 168 DSADRL (Most Recent DMA Data Space 168 Low Address) 168 DTRx (PWMx Dead-Time) 310 FCLCONx (PWMx Fault Current-Limit Control) 315 I2CxCON (I2Cx Control) 348 |
| High Address) 168 DSADRL (Most Recent DMA Data Space 168 Low Address) 168 DTRx (PWMx Dead-Time) 310 FCLCONx (PWMx Fault Current-Limit Control) 315 |
| High Address) 168 DSADRL (Most Recent DMA Data Space 168 DTRx (PWMx Dead-Time) 310 FCLCONx (PWMx Fault Current-Limit Control) 315 I2CxCON (I2Cx Control) 348 I2CxMSK (I2Cx Slave Mode Address Mask) 352 I2CxSTAT (I2Cx Status) 350 |
| High Address)168DSADRL (Most Recent DMA Data Space Low Address)168DTRx (PWMx Dead-Time)310FCLCONx (PWMx Fault Current-Limit Control)315I2CxCON (I2Cx Control)348I2CxMSK (I2Cx Slave Mode Address Mask)352I2CxSTAT (I2Cx Status)350ICxCON1 (Input Capture x Control 1)283 |
| High Address) 168 DSADRL (Most Recent DMA Data Space 168 DTRx (PWMx Dead-Time) 310 FCLCONx (PWMx Fault Current-Limit Control) 315 I2CxCON (I2Cx Control) 348 I2CxMSK (I2Cx Slave Mode Address Mask) 352 I2CxSTAT (I2Cx Status) 350 |
| High Address)168DSADRL (Most Recent DMA Data Space Low Address)168DTRx (PWMx Dead-Time)310FCLCONx (PWMx Fault Current-Limit Control)315I2CxCON (I2Cx Control)348I2CxMSK (I2Cx Slave Mode Address Mask)352I2CxSTAT (I2Cx Status)350ICxCON1 (Input Capture x Control 1)283ICxCON2 (Input Capture x Control 2)284INDXxCNTH (Index Counter x High Word)331 |
| High Address)168DSADRL (Most Recent DMA Data Space Low Address)168DTRx (PWMx Dead-Time)310FCLCONx (PWMx Fault Current-Limit Control)315I2CxCON (I2Cx Control)348I2CxMSK (I2Cx Slave Mode Address Mask)352I2CxSTAT (I2Cx Status)350ICxCON1 (Input Capture x Control 1)283ICxCON2 (Input Capture x Control 2)284 |
| High Address)168DSADRL (Most Recent DMA Data Space Low Address)168DTRx (PWMx Dead-Time)310FCLCONx (PWMx Fault Current-Limit Control)315I2CxCON (I2Cx Control)348I2CxMSK (I2Cx Slave Mode Address Mask)352I2CxSTAT (I2Cx Status)350ICxCON1 (Input Capture x Control 1)283ICxCON2 (Input Capture x Control 2)284INDXxCNTH (Index Counter x High Word)331INDXxCNTL (Index Counter x Low Word)331 |
| High Address)168DSADRL (Most Recent DMA Data Space Low Address)168DTRx (PWMx Dead-Time)310FCLCONx (PWMx Fault Current-Limit Control)315I2CxCON (I2Cx Control)348I2CxMSK (I2Cx Slave Mode Address Mask)352I2CxSTAT (I2Cx Status)350ICxCON1 (Input Capture x Control 1)283ICxCON2 (Input Capture x Control 2)284INDXxCNTH (Index Counter x High Word)331INDXxCNTL (Index Counter x Low Word)331INDXxHLD (Index Counter x Hold)332INTCON1 (Interrupt Control 1)153 |
| High Address)168DSADRL (Most Recent DMA Data Space Low Address)168DTRx (PWMx Dead-Time)310FCLCONx (PWMx Fault Current-Limit Control)315I2CxCON (I2Cx Control)348I2CxMSK (I2Cx Slave Mode Address Mask)352I2CxSTAT (I2Cx Status)350ICxCON1 (Input Capture x Control 1)283ICxCON2 (Input Capture x Control 2)284INDXxCNTH (Index Counter x High Word)331INDXxCNTL (Index Counter x Low Word)331INDXxHLD (Index Counter x Hold)332INTCON1 (Interrupt Control 1)153INTCON2 (Interrupt Control 2)155 |
| High Address)168DSADRL (Most Recent DMA Data Space Low Address)168DTRx (PWMx Dead-Time)310FCLCONx (PWMx Fault Current-Limit Control)315I2CxCON (I2Cx Control)348I2CxMSK (I2Cx Slave Mode Address Mask)352I2CxSTAT (I2Cx Status)350ICxCON1 (Input Capture x Control 1)283ICxCON2 (Input Capture x Control 2)284INDXxCNTH (Index Counter x High Word)331INDXxCNTL (Index Counter x Hold)332INTCON1 (Interrupt Control 1)153INTCON2 (Interrupt Control 2)155INTCON3 (Interrupt Control 3)156 |
| High Address)168DSADRL (Most Recent DMA Data Space168DTRx (PWMx Dead-Time)310FCLCONx (PWMx Fault Current-Limit Control)315I2CxCON (I2Cx Control)348I2CxMSK (I2Cx Slave Mode Address Mask)352I2CxSTAT (I2Cx Status)350ICxCON1 (Input Capture x Control 1)283ICxCON2 (Input Capture x Control 2)284INDXxCNTH (Index Counter x High Word)331INDXxCNTL (Index Counter x Low Word)331INDXxHLD (Index Counter x Hold)332INTCON1 (Interrupt Control 1)153INTCON3 (Interrupt Control 3)156INTCON4 (Interrupt Control 4)156 |
| High Address)168DSADRL (Most Recent DMA Data Space Low Address)168DTRx (PWMx Dead-Time)310FCLCONx (PWMx Fault Current-Limit Control)315I2CxCON (I2Cx Control)348I2CxMSK (I2Cx Slave Mode Address Mask)352I2CxSTAT (I2Cx Status)350ICxCON1 (Input Capture x Control 1)283ICxCON2 (Input Capture x Control 2)284INDXxCNTH (Index Counter x High Word)331INDXxCNTL (Index Counter x Low Word)331INDXxHLD (Index Counter x Hold)332INTCON1 (Interrupt Control 1)153INTCON3 (Interrupt Control 3)156INTCON4 (Interrupt Control 4)156INTTREG (Interrupt Control 4)157 |
| High Address)168DSADRL (Most Recent DMA Data Space168DTRx (PWMx Dead-Time)310FCLCONx (PWMx Fault Current-Limit Control)315I2CxCON (I2Cx Control)348I2CxMSK (I2Cx Slave Mode Address Mask)352I2CxSTAT (I2Cx Status)350ICxCON1 (Input Capture x Control 1)283ICxCON2 (Input Capture x Control 2)284INDXxCNTH (Index Counter x High Word)331INDXxCNTL (Index Counter x Hold)332INTCON1 (Interrupt Control 1)153INTCON2 (Interrupt Control 2)155INTCON3 (Interrupt Control 3)156INTCON4 (Interrupt Control 4)156INTREG (Interrupt Control 4)157INTXHLDH (Interval Timer x Hold High Word)335 |
| High Address)168DSADRL (Most Recent DMA Data Space168DTRx (PWMx Dead-Time)310FCLCONx (PWMx Fault Current-Limit Control)315I2CxCON (I2Cx Control)348I2CxMSK (I2Cx Slave Mode Address Mask)352I2CxSTAT (I2Cx Status)350ICxCON1 (Input Capture x Control 1)283ICxCON2 (Input Capture x Control 2)284INDXxCNTH (Index Counter x High Word)331INDXxCNTL (Index Counter x Hold)332INTCON1 (Interrupt Control 1)153INTCON2 (Interrupt Control 2)155INTCON3 (Interrupt Control 3)156INTCON4 (Interrupt Control 4)156INTREG (Interrupt Control 4)157INTXHLDH (Interval Timer x Hold High Word)335INTXHLDL (Interval Timer x Hold Low Word)335 |
| High Address)168DSADRL (Most Recent DMA Data Space168DTRx (PWMx Dead-Time)310FCLCONx (PWMx Fault Current-Limit Control)315I2CxCON (I2Cx Control)348I2CxMSK (I2Cx Slave Mode Address Mask)352I2CxSTAT (I2Cx Status)350ICxCON1 (Input Capture x Control 1)283ICxCON2 (Input Capture x Control 2)284INDXxCNTH (Index Counter x High Word)331INDXxCNTL (Index Counter x Hold)332INTCON1 (Interrupt Control 1)153INTCON2 (Interrupt Control 2)155INTCON3 (Interrupt Control 3)156INTCON4 (Interrupt Control 4)156INTTREG (Interrupt Control 4)156INTREG (Interrupt Control 4)335INTXHLDH (Interval Timer x Hold Low Word)335INTXHRH (Interval Timer x High Word)334 |
| High Address)168DSADRL (Most Recent DMA Data Space168DTRx (PWMx Dead-Time)310FCLCONx (PWMx Fault Current-Limit Control)315I2CxCON (I2Cx Control)348I2CxMSK (I2Cx Slave Mode Address Mask)352I2CxSTAT (I2Cx Status)350ICxCON1 (Input Capture x Control 1)283ICxCON2 (Input Capture x Control 2)284INDXxCNTH (Index Counter x High Word)331INDXxCNTL (Index Counter x Low Word)331INDXxCNTL (Interrupt Control 1)153INTCON1 (Interrupt Control 2)155INTCON3 (Interrupt Control 3)156INTCON4 (Interrupt Control 4)156INTTREG (Interrupt Control 4)156INTREG (Interrupt Control 4)335INTXHLDH (Interval Timer x Hold High Word)335INTXHLDL (Interval Timer x High Word)334INTXTMRH (Interval Timer x Low Word)334 |
| High Address)168DSADRL (Most Recent DMA Data Space Low Address)168DTRx (PWMx Dead-Time)310FCLCONx (PWMx Fault Current-Limit Control)315I2CxCON (I2Cx Control)348I2CxMSK (I2Cx Slave Mode Address Mask)352I2CxSTAT (I2Cx Status)350ICxCON1 (Input Capture x Control 1)283ICxCON2 (Input Capture x Control 2)284INDXxCNTL (Index Counter x High Word)331INDXxCNTL (Index Counter x Hold)332INTCON1 (Interrupt Control 1)153INTCON2 (Interrupt Control 2)155INTCON3 (Interrupt Control 3)156INTCON4 (Interrupt Control 4)156INTREG (Interrupt Control 4)157INTXHLDH (Interval Timer x Hold High Word)335INTXHLDL (Interval Timer x Hold Low Word)335INTXTMRH (Interval Timer x Low Word)335INTXTMRH (Interval Timer x High Word)335INTXTMRH (Interval Timer x Low Word)335INTXTMRH (Interval Timer x Low Word)335IOCONx (PWMx I/O Control)312 |
| High Address)168DSADRL (Most Recent DMA Data Space Low Address)168DTRx (PWMx Dead-Time)310FCLCONx (PWMx Fault Current-Limit Control)315I2CxCON (I2Cx Control)348I2CxMSK (I2Cx Slave Mode Address Mask)352I2CxSTAT (I2Cx Status)350ICxCON1 (Input Capture x Control 1)283ICxCON2 (Input Capture x Control 2)284INDXxCNTH (Index Counter x High Word)331INDXxCNTL (Index Counter x Hold)332INTCON1 (Interrupt Control 1)153INTCON1 (Interrupt Control 2)155INTCON3 (Interrupt Control 3)156INTCON4 (Interrupt Control 4)157INTxHLDH (Interval Timer x Hold High Word)335INTXTMRH (Interval Timer x Hold Low Word)335INTXTMRH (Interval Timer x Low Word)335INTXTMRH (Interval Timer x Hold Low Word)335INTXTMRL (Interval Timer x Hold Low Word)335IOCONx (PWMx I/O Control)312LEBCONx (Leading-Edge Blanking Control)317 |
| High Address)168DSADRL (Most Recent DMA Data Space Low Address)168DTRx (PWMx Dead-Time)310FCLCONx (PWMx Fault Current-Limit Control)315I2CxCON (I2Cx Control)348I2CxMSK (I2Cx Slave Mode Address Mask)352I2CxSTAT (I2Cx Status)350ICxCON1 (Input Capture x Control 1)283ICxCON2 (Input Capture x Control 2)284INDXxCNTL (Index Counter x High Word)331INDXxCNTL (Index Counter x Hold)332INTCON1 (Interrupt Control 1)153INTCON2 (Interrupt Control 2)155INTCON3 (Interrupt Control 3)156INTCON3 (Interrupt Control 4)157INTXHLDH (Interval Timer x Hold High Word)335INTXHLDL (Interval Timer x Hold Low Word)335INTXTMRH (Interval Timer x High Word)335INTXTMRH (Interval Timer x High Word)335INTXTMRL (Interval Timer x High Word)335IOCONx (PWMx I/O Control)312LEBCONx (Leading-Edge Blanking Control)317LEBDLYx (Leading-Edge Blanking Delay x)318 |
| High Address)168DSADRL (Most Recent DMA Data Space168DTRx (PWMx Dead-Time)310FCLCONx (PWMx Fault Current-Limit Control)315I2CxCON (I2Cx Control)348I2CxMSK (I2Cx Slave Mode Address Mask)352I2CxSTAT (I2Cx Status)350ICxCON1 (Input Capture x Control 1)283ICxCON2 (Input Capture x Control 2)284INDXxCNTH (Index Counter x High Word)331INDXxCNTL (Index Counter x Hold)332INTCON1 (Interrupt Control 1)153INTCON2 (Interrupt Control 2)155INTCON3 (Interrupt Control 3)156INTCON4 (Interrupt Control 4)156INTREG (Interrupt Control 4)156INTREG (Interrupt Control 4)335INTALLDH (Interval Timer x Hold High Word)335INTXHLDH (Interval Timer x Hold Low Word)335INTXMRH (Interval Timer x High Word)335IOCONx (PWMx I/O Control)312LEBCONx (Leading-Edge Blanking Control)317LEBDLYx (Leading-Edge Blanking Delay x)318MDC (PWM Master Duty Cycle)304 |
| High Address)168DSADRL (Most Recent DMA Data Space Low Address)168DTRx (PWMx Dead-Time)310FCLCONx (PWMx Fault Current-Limit Control)315I2CxCON (I2Cx Control)348I2CxMSK (I2Cx Slave Mode Address Mask)352I2CxSTAT (I2Cx Status)350ICxCON1 (Input Capture x Control 1)283ICxCON2 (Input Capture x Control 2)284INDXxCNTH (Index Counter x High Word)331INDXxCNTL (Index Counter x Hold)332INTCON1 (Interrupt Control 1)153INTCON1 (Interrupt Control 2)155INTCON3 (Interrupt Control 3)156INTCON3 (Interrupt Control 4)156INTREG (Interrupt Control 3)156INTCON4 (Interrupt Control 4)335INTXHLDL (Interval Timer x Hold High Word)335INTXTMRH (Interval Timer x Hold Low Word)335INTXTMRH (Interval Timer x Hold Low Word)335IOCONx (PWMx I/O Control)312LEBCONx (Leading-Edge Blanking Control)317LEBDLYx (Leading-Edge Blanking Delay x)318MDC (PWM Master Duty Cycle)304NVMADR (Nonvolatile Memory Address)139 |
| High Address)168DSADRL (Most Recent DMA Data Space168DTRx (PWMx Dead-Time)310FCLCONx (PWMx Fault Current-Limit Control)315I2CxCON (I2Cx Control)348I2CxMSK (I2Cx Slave Mode Address Mask)352I2CxSTAT (I2Cx Status)350ICxCON1 (Input Capture x Control 1)283ICxCON2 (Input Capture x Control 2)284INDXxCNTH (Index Counter x High Word)331INDXxCNTL (Index Counter x Low Word)331INDXxCNTL (Index Counter x Hold)332INTCON1 (Interrupt Control 1)153INTCON2 (Interrupt Control 2)155INTCON3 (Interrupt Control 3)156INTCON4 (Interrupt Control 4)156INTREG (Interrupt Control 4)335INTALLDH (Interval Timer x Hold High Word)335INTXHLDH (Interval Timer x Hold Low Word)335INTXMRH (Interval Timer x High Word)335INTXMRH (Interval Timer x High Word)335INTXTMRH (Interval Timer x High Word)335INTXMRH (Interval Timer x Low Word)335INTXMRH (Interval Timer x Low Word)335INTXMRH (Interval Timer x Low Word)335INTAMRH (Interval Timer x Low Word)335INTAMRH (Interval Timer x Low Word)335INTAMRH (Interval Timer x Low Word)335INTAMR (N |
| High Address)168DSADRL (Most Recent DMA Data Space168DTRx (PWMx Dead-Time)310FCLCONx (PWMx Fault Current-Limit Control)315I2CxCON (I2Cx Control)348I2CxMSK (I2Cx Slave Mode Address Mask)352I2CxSTAT (I2Cx Status)350ICxCON1 (Input Capture x Control 1)283ICxCON2 (Input Capture x Control 2)284INDXxCNTH (Index Counter x High Word)331INDXxCNTL (Index Counter x Hold)332INTCON1 (Interrupt Control 1)153INTCON2 (Interrupt Control 2)155INTCON3 (Interrupt Control 3)156INTCON3 (Interrupt Control 4)156INTREG (Interrupt Control 4)156INTREG (Interrupt Control 4)335INTALDH (Interval Timer x Hold High Word)335INTXHLDH (Interval Timer x Hold Low Word)335INTXMRH (Interval Timer x Low Word)335IOCONx (PWMx I/O Control)312LEBDCNx (Leading-Edge Blanking Control)317LEBDLYx (Leading-Edge Blanking Control)318MDC (PWM Master Duty Cycle)304NVMADRU (Nonvolatile Memory139Upper Address)139 |
| High Address)168DSADRL (Most Recent DMA Data Space168DTRx (PWMx Dead-Time)310FCLCONx (PWMx Fault Current-Limit Control)315I2CxCON (I2Cx Control)348I2CxMSK (I2Cx Slave Mode Address Mask)352I2CxSTAT (I2Cx Status)350ICxCON1 (Input Capture x Control 1)283ICxCON2 (Input Capture x Control 2)284INDXxCNTH (Index Counter x High Word)331INDXxCNTL (Index Counter x Low Word)331INDXxCNTL (Index Counter x Hold)332INTCON1 (Interrupt Control 1)153INTCON2 (Interrupt Control 2)155INTCON3 (Interrupt Control 3)156INTCON4 (Interrupt Control 3)156INTTREG (Interrupt Control and Status)157INTxHLDH (Interval Timer x Hold High Word)335INTXMRH (Interval Timer x Hold Low Word)335INTXMRH (Interval Timer x Low Word)335IOCONx (PWMx I/O Control)312LEBCONx (Leading-Edge Blanking Control)317LEBDLYx (Leading-Edge Blanking Control)318MDC (PWM Master Duty Cycle)304NVMADRU (Nonvolatile Memory305Upper Address)139NVMCON (Nonvolatile Memory (NVM) Control)138 |
| High Address)168DSADRL (Most Recent DMA Data Space168DTRx (PWMx Dead-Time)310FCLCONx (PWMx Fault Current-Limit Control)315I2CxCON (I2Cx Control)348I2CxMSK (I2Cx Slave Mode Address Mask)352I2CxSTAT (I2Cx Status)350ICxCON1 (Input Capture x Control 1)283ICxCON2 (Input Capture x Control 2)284INDXxCNTH (Index Counter x High Word)331INDXxCNTL (Index Counter x Hold)332INTCON1 (Interrupt Control 1)153INTCON2 (Interrupt Control 2)155INTCON3 (Interrupt Control 3)156INTCON3 (Interrupt Control 4)156INTREG (Interrupt Control 4)156INTREG (Interrupt Control 4)335INTALDH (Interval Timer x Hold High Word)335INTXHLDH (Interval Timer x Hold Low Word)335INTXMRH (Interval Timer x Low Word)335IOCONx (PWMx I/O Control)312LEBDCNx (Leading-Edge Blanking Control)317LEBDLYx (Leading-Edge Blanking Control)318MDC (PWM Master Duty Cycle)304NVMADRU (Nonvolatile Memory139Upper Address)139 |

| OCxCON2 (Output Compare x Control 2) | 291 |
|--|--|
| OSCCON (Oscillator Control) | |
| OSCTUN (FRC Oscillator Tuning) | |
| PADCFG1 (Pad Configuration Control) | |
| PDCx (PWMx Generator Duty Cycle) | |
| PHASEx (PWMx Primary Phase Shift) | 308 |
| PLLFBD (PLL Feedback Divisor) | |
| PMADDR (Parallel Master Port Address) | 473 |
| PMAEN (Parallel Master Port Address Enable) | 474 |
| PMCON (Parallel Master Port Control) | 469 |
| PMD1 (Peripheral Module Disable Control 1) | |
| PMD2 (Peripheral Module Disable Control 2) | |
| PMD3 (Peripheral Module Disable Control 3) | 198 |
| PMD4 (Peripheral Module Disable Control 4) | |
| PMD5 (Peripheral Module Disable Control 5) | |
| PMD6 (Peripheral Module Disable Control 6) | |
| PMD7 (Peripheral Module Disable Control 7) | |
| PMMODE (Parallel Master Port Mode) | |
| PMSTAT (Parallel Master Port Status) | |
| POSxCNTH (Position Counter x High Word) | |
| POSxCNTL (Position Counter x Low Word) | |
| POSxHLD (Position Counter x Hold) | |
| PTCON (PWM Time Base Control) | 297 |
| PTCON2 (Primary Master Clock | |
| Divider Select 2) | |
| PTPER (Primary Master Time Base Period) | |
| PWMCAPx (Primary PWMx Time Base Capture) | |
| PWMCONx (PWMx Control) QEIxCON (QEIx Control) | |
| QEIXCON (QEIX CONTO) QEIXGECH (QEIX Greater Than or Equal Compare | 324 |
| High Word) | 334 |
| QEIxGECL (QEIx Greater Than or Equal Compare | 004 |
| GEIXOLOL (GEIX OFCICIE THUT OF LEGULI COMPUTE | |
| Low Word) | 334 |
| Low Word) QEIxICH (QEIx Initialization/Capture High Word) | . 334 332 |
| QEIxICH (QEIx Initialization/Capture High Word) | 332 |
| QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) | 332 332 |
| QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxIOC (QEIx I/O Control) | 332 332 |
| QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxIOC (QEIx I/O Control) QEIxLECH (QEIx Less Than or Equal Compare | 332 332 326 |
| QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxIOC (QEIx I/O Control) QEIxLECH (QEIx Less Than or Equal Compare High Word) QEIxLECL (QEIx Less Than or Equal Compare | 332 332 326 . 333 |
| QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxIOC (QEIx I/O Control) QEIxLECH (QEIx Less Than or Equal Compare High Word) QEIxLECL (QEIx Less Than or Equal Compare Low Word) | 332 332 326 . 333 . 333 |
| QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxIOC (QEIx I/O Control) QEIxLECH (QEIx Less Than or Equal Compare High Word) QEIxLECL (QEIx Less Than or Equal Compare Low Word) QEIxSTAT (QEIx Status) | 332 332 326 . 333 . 333 |
| QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxIOC (QEIx I/O Control) QEIxLECH (QEIx Less Than or Equal Compare High Word) QEIxLECL (QEIx Less Than or Equal Compare Low Word) QEIxSTAT (QEIx Status) RCFGCAL (RTCC Calibration and | 332 332 326 . 333 . 333 328 |
| QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxIOC (QEIx I/O Control) QEIxLECH (QEIx Less Than or Equal Compare High Word) QEIxLECL (QEIx Less Than or Equal Compare Low Word) QEIxSTAT (QEIx Status) RCFGCAL (RTCC Calibration and Configuration) | 332 332 326 . 333 . 333 328 452 |
| QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxIOC (QEIx I/O Control) QEIxLECH (QEIx Less Than or Equal Compare High Word) QEIxLECL (QEIx Less Than or Equal Compare Low Word) QEIxSTAT (QEIx Status) RCFGCAL (RTCC Calibration and Configuration) RCON (Reset Control) | 332 332 326 . 333 . 333 328 452 143 |
| QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxIOC (QEIx I/O Control) QEIxLECH (QEIx Less Than or Equal Compare High Word) QEIxLECL (QEIx Less Than or Equal Compare Low Word) QEIxSTAT (QEIx Status) RCFGCAL (RTCC Calibration and Configuration) RCON (Reset Control) REFOCON (Reference Oscillator Control) | 332 332 326 . 333 . 333 328 452 143 190 |
| QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxIOC (QEIx I/O Control) QEIxLECH (QEIx Less Than or Equal Compare High Word) QEIxLECL (QEIx Less Than or Equal Compare Low Word) QEIxSTAT (QEIx Status) RCFGCAL (RTCC Calibration and Configuration) RCON (Reset Control) REFOCON (Reference Oscillator Control) RPINR0 (Peripheral Pin Select Input 0) | 332 332 326 . 333 . 333 328 452 143 190 220 |
| QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxIOC (QEIx I/O Control) QEIxLECH (QEIx Less Than or Equal Compare High Word) QEIxLECL (QEIx Less Than or Equal Compare Low Word) QEIxSTAT (QEIx Status) RCFGCAL (RTCC Calibration and Configuration) REFOCON (Reference Oscillator Control) REFOCON (Reference Oscillator Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) | 332 326 . 333 . 333 328 452 143 190 220 221 |
| QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxIOC (QEIx I/O Control) QEIxLECH (QEIx Less Than or Equal Compare High Word) QEIxLECL (QEIx Less Than or Equal Compare Low Word) QEIxSTAT (QEIx Status) RCFGCAL (RTCC Calibration and Configuration) RCON (Reset Control) REFOCON (Reference Oscillator Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) | 332 326 . 333 . 333 328 452 143 190 220 221 230 |
| QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxIOC (QEIx I/O Control) QEIxLECH (QEIx Less Than or Equal Compare High Word) QEIxLECL (QEIx Less Than or Equal Compare Low Word) QEIxSTAT (QEIx Status) RCFGCAL (RTCC Calibration and Configuration) RCON (Reset Control) REFOCON (Reference Oscillator Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR11 (Peripheral Pin Select Input 1) | 332 332 326 . 333 . 333 328 452 143 190 220 221 230 231 |
| QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxIOC (QEIx I/O Control) QEIxLECH (QEIx Less Than or Equal Compare High Word) QEIxLECL (QEIx Less Than or Equal Compare Low Word) QEIxSTAT (QEIx Status) RCFGCAL (RTCC Calibration and Configuration) RCON (Reset Control) REFOCON (Reference Oscillator Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR10 (Peripheral Pin Select Input 10) RPINR11 (Peripheral Pin Select Input 11) RPINR12 (Peripheral Pin Select Input 12) | 332 332 326 . 333 328 452 143 190 220 221 230 231 232 |
| QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxIOC (QEIx I/O Control) QEIxLECH (QEIx Less Than or Equal Compare High Word) QEIxLECL (QEIx Less Than or Equal Compare Low Word) QEIxSTAT (QEIx Status) RCFGCAL (RTCC Calibration and Configuration) RCON (Reset Control) REFOCON (Reference Oscillator Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR10 (Peripheral Pin Select Input 10) RPINR11 (Peripheral Pin Select Input 11) RPINR12 (Peripheral Pin Select Input 12) RPINR13 (Peripheral Pin Select Input 13) | 332 332 326 . 333 328 452 143 190 221 230 221 230 231 232 233 |
| QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxIOC (QEIx I/O Control) QEIxLECH (QEIx Less Than or Equal Compare High Word) QEIxLECL (QEIx Less Than or Equal Compare Low Word) QEIxSTAT (QEIx Status) RCFGCAL (RTCC Calibration and Configuration) RCON (Reset Control) REFOCON (Reference Oscillator Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR10 (Peripheral Pin Select Input 10) RPINR11 (Peripheral Pin Select Input 11) RPINR12 (Peripheral Pin Select Input 12) RPINR13 (Peripheral Pin Select Input 13) RPINR14 (Peripheral Pin Select Input 14) | 332 332 326 333 328 452 143 190 220 221 230 231 232 233 234 |
| QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxIOC (QEIx I/O Control) QEIxLECH (QEIx Less Than or Equal Compare High Word) QEIxLECL (QEIx Less Than or Equal Compare Low Word) QEIxSTAT (QEIx Status) RCFGCAL (RTCC Calibration and Configuration) RCON (Reset Control) REFOCON (Reference Oscillator Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR10 (Peripheral Pin Select Input 10) RPINR11 (Peripheral Pin Select Input 11) RPINR12 (Peripheral Pin Select Input 12) RPINR13 (Peripheral Pin Select Input 13) RPINR14 (Peripheral Pin Select Input 14) | 332 326 .333 .333 .333 .333 .328 .452 .143 .190 .220 .221 .230 .231 .232 .233 .234 .235 |
| QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxIOC (QEIx I/O Control) QEIxLECH (QEIx Less Than or Equal Compare High Word) QEIxLECL (QEIx Less Than or Equal Compare Low Word) QEIxSTAT (QEIx Status) RCFGCAL (RTCC Calibration and Configuration) RCON (Reset Control) REFOCON (Reference Oscillator Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR1 (Peripheral Pin Select Input 1) RPINR11 (Peripheral Pin Select Input 1) RPINR12 (Peripheral Pin Select Input 12) RPINR13 (Peripheral Pin Select Input 13) RPINR14 (Peripheral Pin Select Input 14) RPINR15 (Peripheral Pin Select Input 15) | 332 332 326 .333 328 452 143 190 220 221 230 231 232 233 234 235 236 |
| QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxIOC (QEIx I/O Control) QEIxLECH (QEIx Less Than or Equal Compare High Word) QEIxLECL (QEIx Less Than or Equal Compare Low Word) QEIxSTAT (QEIx Status) RCFGCAL (RTCC Calibration and Configuration) RCON (Reset Control) REFOCON (Reference Oscillator Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR1 (Peripheral Pin Select Input 1) RPINR11 (Peripheral Pin Select Input 1) RPINR12 (Peripheral Pin Select Input 12) RPINR13 (Peripheral Pin Select Input 13) RPINR14 (Peripheral Pin Select Input 14) RPINR15 (Peripheral Pin Select Input 15) RPINR16 (Peripheral Pin Select Input 16) | 332 332 326 .333 328 452 143 190 220 221 230 231 232 233 234 235 236 237 |
| QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxIOC (QEIx I/O Control) QEIxLECH (QEIx Less Than or Equal Compare High Word) QEIxLECL (QEIx Less Than or Equal Compare Low Word) QEIxSTAT (QEIx Status) RCFGCAL (RTCC Calibration and Configuration) RCON (Reset Control) REFOCON (Reference Oscillator Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR1 (Peripheral Pin Select Input 1) RPINR11 (Peripheral Pin Select Input 1) RPINR12 (Peripheral Pin Select Input 12) RPINR13 (Peripheral Pin Select Input 13) RPINR14 (Peripheral Pin Select Input 14) RPINR15 (Peripheral Pin Select Input 15) RPINR16 (Peripheral Pin Select Input 16) | 332 332 333 333 333 328 452 143 190 220 221 230 231 232 233 234 235 236 237 238 |
| QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxIOC (QEIx I/O Control) QEIxLECH (QEIx Less Than or Equal Compare High Word) QEIxLECL (QEIx Less Than or Equal Compare Low Word) QEIxSTAT (QEIx Status) RCFGCAL (RTCC Calibration and Configuration) RCON (Reset Control) REFOCON (Reference Oscillator Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR1 (Peripheral Pin Select Input 1) RPINR1 (Peripheral Pin Select Input 1) RPINR12 (Peripheral Pin Select Input 12) RPINR13 (Peripheral Pin Select Input 13) RPINR14 (Peripheral Pin Select Input 14) RPINR15 (Peripheral Pin Select Input 15) RPINR16 (Peripheral Pin Select Input 16) RPINR16 (Peripheral Pin Select Input 17) RPINR16 (Peripheral Pin Select Input 16) | 332 332 333 333 333 328 452 143 190 220 221 230 231 232 233 234 235 236 237 238 239 |
| QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxIOC (QEIx I/O Control) QEIxLECH (QEIx Less Than or Equal Compare High Word) QEIxLECL (QEIx Less Than or Equal Compare Low Word) QEIxSTAT (QEIx Status). RCFGCAL (RTCC Calibration and Configuration). RCON (Reset Control) RPINR0 (Peripheral Pin Select Input 0) RPINR10 (Peripheral Pin Select Input 10) RPINR11 (Peripheral Pin Select Input 11) RPINR12 (Peripheral Pin Select Input 12) RPINR13 (Peripheral Pin Select Input 13) RPINR14 (Peripheral Pin Select Input 14) RPINR15 (Peripheral Pin Select Input 15) RPINR16 (Peripheral Pin Select Input 15) RPINR17 (Peripheral Pin Select Input 17) RPINR18 (Peripheral Pin Select Input 17) RPINR19 (Peripheral Pin Select Input 17) | 332 332 333 333 333 452 143 190 220 231 232 233 234 235 234 235 236 237 238 239 222 |
| QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxICC (QEIx I/O Control) QEIxLECH (QEIx Less Than or Equal Compare High Word) QEIxLECL (QEIx Less Than or Equal Compare Low Word) QEIxSTAT (QEIx Status). RCFGCAL (RTCC Calibration and Configuration) RCON (Reset Control) RPINR0 (Peripheral Pin Select Input 0) RPINR11 (Peripheral Pin Select Input 10) RPINR11 (Peripheral Pin Select Input 10) RPINR12 (Peripheral Pin Select Input 11) RPINR13 (Peripheral Pin Select Input 12) RPINR14 (Peripheral Pin Select Input 13) RPINR15 (Peripheral Pin Select Input 14) RPINR16 (Peripheral Pin Select Input 15) RPINR17 (Peripheral Pin Select Input 16) RPINR18 (Peripheral Pin Select Input 17) RPINR19 (Peripheral Pin Select Input 16) RPINR19 (Peripheral Pin Select Input 17) RPINR19 (Peripheral Pin Select Input 18) RPINR19 (Peripheral Pin Select Input 2) | 332 332 333 333 333 452 143 190 220 231 232 233 234 235 236 237 238 239 222 240 |
| QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxICC (QEIx I/O Control) QEIxLECH (QEIx Less Than or Equal Compare High Word) QEIxLECL (QEIx Less Than or Equal Compare Low Word) QEIxSTAT (QEIx Status). RCFGCAL (RTCC Calibration and Configuration). RCON (Reset Control) RPINR0 (Peripheral Pin Select Input 0) RPINR10 (Peripheral Pin Select Input 10) RPINR11 (Peripheral Pin Select Input 11) RPINR12 (Peripheral Pin Select Input 12) RPINR13 (Peripheral Pin Select Input 13) RPINR14 (Peripheral Pin Select Input 15) RPINR15 (Peripheral Pin Select Input 15) RPINR16 (Peripheral Pin Select Input 16) RPINR17 (Peripheral Pin Select Input 17) RPINR18 (Peripheral Pin Select Input 18) RPINR19 (Peripheral Pin Select Input 19) RPINR18 (Peripheral Pin Select Input 17) RPINR19 (Peripheral Pin Select Input 17) RPINR19 (Peripheral Pin Select Input 17) RPINR19 (Peripheral Pin Select Input 18) RPINR19 (Peripheral Pin Select Input 2) RPINR20 (Peripheral Pin Select Input 2) | 332 332 332 333 333 328 452 143 190 220 221 230 231 232 233 234 235 236 237 238 239 222 240 241 |
| QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxICC (QEIx I/O Control) | 332 332 333 333 328 452 143 190 220 221 230 231 232 233 234 235 236 237 238 239 222 240 241 241 |
| QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxICC (QEIx I/O Control) QEIxLECH (QEIx Less Than or Equal Compare High Word) QEIxLECL (QEIx Less Than or Equal Compare Low Word) QEIxSTAT (QEIx Status). RCFGCAL (RTCC Calibration and Configuration). RCON (Reset Control) RPINR0 (Peripheral Pin Select Input 0) RPINR10 (Peripheral Pin Select Input 10) RPINR11 (Peripheral Pin Select Input 11) RPINR12 (Peripheral Pin Select Input 12) RPINR13 (Peripheral Pin Select Input 13) RPINR14 (Peripheral Pin Select Input 15) RPINR15 (Peripheral Pin Select Input 15) RPINR16 (Peripheral Pin Select Input 16) RPINR17 (Peripheral Pin Select Input 17) RPINR18 (Peripheral Pin Select Input 18) RPINR19 (Peripheral Pin Select Input 19) RPINR18 (Peripheral Pin Select Input 17) RPINR19 (Peripheral Pin Select Input 17) RPINR19 (Peripheral Pin Select Input 17) RPINR19 (Peripheral Pin Select Input 18) RPINR19 (Peripheral Pin Select Input 2) RPINR20 (Peripheral Pin Select Input 2) | 332 332 332 333 328 452 143 190 220 231 230 231 232 233 234 235 236 237 238 239 222 240 241 241 242 |
| QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxIOC (QEIx I/O Control) | 332 332 332 333 333 328 452 143 190 220 221 230 231 232 233 234 235 236 237 238 239 222 240 241 241 242 243 244 |
| QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxICC (QEIx I/O Control) | 332 332 332 333 333 328 452 143 190 220 221 230 231 232 233 234 235 236 237 238 239 222 240 241 241 242 243 244 |