

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	CANbus, I <sup>2</sup> C, IrDA, LINbus, QEI, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	122
Program Memory Size	512KB (170K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	24K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 32x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-TQFP
Supplier Device Package	144-TQFP (16x16)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep512mu814-i-ph

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## Pin Diagrams (Continued)



# 2.9 Application Examples

- Induction heating
- Uninterruptable Power Supplies (UPS)
- DC/AC inverters
- Compressor motor control
- Washing machine 3-phase motor control
- BLDC motor control
- Automotive HVAC, cooling fans, fuel pumps
- · Stepper motor control
- Audio and fluid sensor monitoring
- · Camera lens focus and stability control

- Speech (playback, hands-free kits, answering machines, VoIP)
- Consumer audio
- Industrial and building control (security systems and access control)
- Barcode reading
- · Networking: LAN switches, gateways
- · Data storage device management
- · Smart cards and smart card readers

Examples of typical application connections are shown in Figure 2-4 through Figure 2-8.

#### FIGURE 2-4: BOOST CONVERTER IMPLEMENTATION



### REGISTER 3-1: SR: CPU STATUS REGISTER (CONTINUED)

bit 7-5	IPL<2:0>: CPU Interrupt Priority Level Status bits <sup>(2,3)</sup>
	<pre>111 = CPU Interrupt Priority Level is 7 (15, user interrupts are disabled) 110 = CPU Interrupt Priority Level is 6 (14) 101 = CPU Interrupt Priority Level is 5 (13) 100 = CPU Interrupt Priority Level is 4 (12) 011 = CPU Interrupt Priority Level is 3 (11) 010 = CPU Interrupt Priority Level is 2 (10) 001 = CPU Interrupt Priority Level is 1 (9)</pre>
	000 = CPU Interrupt Priority Level is 0 (8)
bit 4	
	1 = REPEAT loop in progress 0 = REPEAT loop not in progress
bit 3	N: MCU ALU Negative bit
	<ul> <li>1 = Result was negative</li> <li>0 = Result was non-negative (zero or positive)</li> </ul>
bit 2	OV: MCU ALU Overflow bit
	This bit is used for signed arithmetic (2's complement). It indicates an overflow of the magnitude that causes the sign bit to change state. 1 = Overflow occurred for signed arithmetic (in this arithmetic operation) 0 = No overflow occurred
bit 1	Z: MCU ALU Zero bit
	<ul> <li>1 = An operation that affects the Z bit has set it at some time in the past</li> <li>0 = The most recent operation that affects the Z bit has cleared it (i.e., a non-zero result)</li> </ul>
bit 0	C: MCU ALU Carry/Borrow bit
	<ul> <li>1 = A carry-out from the Most Significant bit of the result occurred</li> <li>0 = No carry-out from the Most Significant bit of the result occurred</li> </ul>
Note 1:	This bit is available on dsPIC33EPXXX(GP/MC/MU)806/810/814 devices only.

- 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL, if IPL<3> = 1.
- 3: The IPL<2:0> bits are read-only when NSTDIS = 1 (INTCON1<15>).
- **4:** A data write to the SR register can modify the SA and SB bits by either a data write to SA and SB or by clearing the SAB bit. To avoid a possible SA or SB bit write race condition, the SA and SB bits should not be modified using bit operations.

# TABLE 4-12: PWM REGISTER MAP FOR dsPIC33EPXXX(MC/MU)806/810/814 DEVICES ONLY

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PTCON	0C00	PTEN		PTSIDL	SESTAT	SEIEN	EIPU	SYNCPOL	SYNCOEN	SYNCEN	SY	NCSRC<	2:0>		SEV	TPS<3:0>		0000
PTCON2	0C02	_		_	_	_	—	_	_	_	_	_	—	—		PCLKDIV<2:	0>	0000
PTPER	0C04								PTPER<15	5:0>								FFF8
SEVTCMP	0C06								SEVTCMP<	15:0>								0000
MDC	0C0A								MDC<15:	0>								0000
STCON	0C0E	_	_	_	SESTAT	SEIEN	EIPU	SYNCPOL	SYNCOEN	SYNCEN	SY	NCSRC<	2:0>		SEV	TPS<3:0>		0000
STCON2	0C10	_		_	_	—	_	—	—	_	_	_	_	—	I	PCLKDIV<2:	0>	0000
STPER	0C12								STPER<15	5:0>								FFF8
SSEVTCMP	0C14							:	SSEVTCMP<	:15:0>								0000
CHOP	0C1A	CHPCLKEN	_	_	—	—	—					CHOPC	_K<9:0>					0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-13: PWM GENERATOR 1 REGISTER MAP FOR dsPIC33EPXXX(MC/MU)806/810/814 DEVICES ONLY

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PWMCON1	0C20	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC<	<1:0>	DTCP	—	MTBS	CAM	XPRES	IUE	0000
IOCON1	0C22	PENH	PENL	POLH	POLL	PMOD	<1:0>	OVRENH	OVRENL	OVRDA	T<1:0>	FLTD	AT<1:0>	CLDA	\T<1:0>	SWAP	OSYNC	0000
FCLCON1	0C24	IFLTMOD		(	CLSRC<4:	0>		CLPOL	CLMOD		FL	TSRC<4:	0>		FLTPOL	FLTMO	D<1:0>	0000
PDC1	0C26								PDC1<15:	)>								0000
PHASE1	0C28								PHASE1<15	5:0>								0000
DTR1	0C2A	_	_							DTR1<13	:0>							0000
ALTDTR1	0C2C	_	_						Α	LTDTR1<1	13:0>							0000
SDC1	0C2E								SDC1<15:	)>								0000
SPHASE1	0C30							;	SPHASE1<1	5:0>								0000
TRIG1	0C32								TRGCMP<1	5:0>								0000
TRGCON1	0C34		TRGDI	V<3:0>		_	_	_	_	_	_			TRG	STRT<5:0	>		0000
PWMCAP1	0C38							F	PWMCAP1<1	5:0>								0000
LEBCON1	0C3A	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	—	_	_	_	BCH	BCL	BPHH	BPHL	BPLH	BPLL	0000
LEBDLY1	0C3C	_	_	_	_						LEB<1	1:0>						0000
AUXCON1	0C3E	_	_	_	_		BLANKS	SEL<3:0>		_	—		CHOPS	EL<3:0>		CHOPHEN	CHOPLEN	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-64: PORTF REGISTER MAP FOR dsPIC33EPXXX(GP/MC)806 AND PIC24EPXXXGP806 DEVICES ONLY

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISF	0E50	_	—	—	-	—	—	—	—	—	TRISG6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	003B
PORTF	0E52	_	_	_	_	_	_	_	_	_	RG6	RF5	RF4	RF3	RF2	RF1	RF0	XXXX
LATF	0E54	_	_	_	_	_	_	_	_	_	LATG6	LATF5	LATF4	LATF3	LATF2	LATF1	LATF0	XXXX
ODCF	0E56	_	_	_	_	_	_	_	_	_	ODCF6	ODCF5	ODCF4	ODCF3	ODCF2	ODCF1	ODCF0	0000
CNENF	0E58	_	_	_	_	_	_	_	_	_	CNIEG6	CNIEF5	CNIEF4	CNIEF3	CNIEF2	CNIEF1	CNIEF0	0000
CNPUF	0E5A	_	_	_	_	_	_	_	_	_	CNPUG6	CNPUF5	CNPUF4	CNPUF3	CNPUF2	CNPUF1	CNPUF0	0000
CNPDF	0E5C	_	_	_	_	_	_	_	_	_	CNPDG6	CNPDF5	CNPDF4	CNPDF3	CNPDF2	CNPDF1	CNPDF0	0000
ANSELF	0E5E	_	_	_		_	_	_			_				_	_		0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-65: PORTF REGISTER MAP FOR dsPIC33EPXXXMU806 DEVICES ONLY

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISF	0E50	_	—	—	—	—	—	—	—	—	—	TRISF5	TRISF4	TRISF3	_	TRISF1	TRISF0	003B
PORTF	0E52		—	_	—	_		—	—		—	RF5	RF4	RF3		RF1	RF0	XXXX
LATF	0E54	_	_	_	_	_	_	_	_	_	_	LATF5	LATF4	LATF3	_	LATF1	LATF0	XXXX
ODCF	0E56	_	_	_	_	_	_	_	_	_	_	ODCF5	ODCF4	ODCF3	_	ODCF1	ODCF0	0000
CNENF	0E58	_	_	_	_	_	_	_	_	_	_	CNIEF5	CNIEF4	CNIEF3	_	CNIEF1	CNIEF0	0000
CNPUF	0E5A	_	_	_	_	_	_	_	_	_	_	CNPUF5	CNPUF4	CNPUF3	_	CNPUF1	CNPUF0	0000
CNPDF	0E5C	_	_	_	_	_	_	—	_	_	_	CNPDF5	CNPDF4	CNPDF3	_	CNPDF1	CNPDF0	0000
ANSELF	0E5E	_	—	_	—	_	—	—	—	_	—	—	—	_	_	—	_	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-66: PORTG REGISTER MAP FOR dsPIC33EPXXXMU810/814 AND PIC24EPXXXGU810/814 DEVICES ONLY

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISG	0E60	TRISG15	TRISG14	TRISG13	TRISG12	_	_	TRISG9	TRISG8	TRISG7	TRISG6		_	_	—	TRISG1	TRISG0	F3C3
PORTG	0E62	RG15	RG14	RG13	RG12	—	_	RG9	RG8	RG7	RG6	_	_	RG3 <sup>(1)</sup>	RG2 <sup>(1)</sup>	RG1	RG0	XXXX
LATG	0E64	LATG15	LATG14	LATG13	LATG12	—		LATG9	LATG8	LATG7	LATG6	_	—	—	—	LATG1	LATG0	XXXX
ODCG	0E66	ODCG15	ODCG14	ODCG13	ODCG12	_	_	_	_	_	_	_	_	_	_	ODCG1	ODCG0	0000
CNENG	0E68	CNIEG15	CNIEG14	CNIEG13	CNIEG12	_	_	CNIEG9	CNIEG8	CNIEG7	CNIEG6	_	_	CNIEG3 <sup>(1)</sup>	CNIEG2 <sup>(1)</sup>	CNIEG1	CNIEG0	0000
CNPUG	0E6A	CNPUG15	CNPUG14	CNPUG13	CNPUG12	_	_	CNPUG9	CNPUG8	CNPUG7	CNPUG6	_	_	_	_	CNPUG1	CNPUG0	0000
CNPDG	0E6C	CNPDG15	CNPDG14	CNPDG13	CNPDG12	_	_	CNPDG9	CNPDG8	CNPDG7	CNPDG6	_	_	_	_	CNPDG1	CNPDG0	0000
ANSELG	0E6E		—	—	—	—	_	ANSG9	ANSG8	ANSG7	ANSG6	_	_	—	—	_	—	03C0

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: If RG2 and RG3 are used as general purpose inputs, the VUSB3V3 pin must be connected to VDD.

U-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
	RQCOL14	RQCOL13	RQCOL12	RQCOL11	RQCOL10	RQCOL9	RQCOL8
bit 15							bit 8
D A		DA					
R-0	R-0				R-U		R-0
RQCOL7	RQCOL6	RQCOL5	RQCOL4	RQUUL3	RQCULZ	RQUULI	RQCOLU
DIL 7							DIL U
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown
bit 15	Unimplemen	ted: Read as '	0'				
bit 14	RQCOL14: C	hannel 14 Trar	nsfer Request	Collision Flag	bit		
	1 = User FO	RCE and interr	upt-based req	uest collision	detected		
	0 = No reque	est collision det	ected				
dit 13		nannel 13 Trar	ister Request	Collision Flag	DIT dotoctod		
	0 = No reque	est collision det	ected		uelecleu		
bit 12	RQCOL12: C	hannel 12 Trar	nsfer Request	Collision Flag	bit		
	1 = User FO	RCE and interr	upt-based req	uest collision	detected		
	0 = No reque	est collision det	ected				
bit 11	RQCOL11: C	hannel 11 Trar	sfer Request	Collision Flag	bit		
	1 = User FO 0 = No reque	RCE and interr	upt-based req	uest collision	detected		
bit 10	RQCOL10: C	hannel 10 Trar	nsfer Request	Collision Flag	bit		
	1 = User FO	RCE and interr	upt-based req	uest collision	detected		
	0 = No reque	est collision det	ected				
bit 9	RQCOL9: Ch	annel 9 Transf	er Request Co	ollision Flag bit	t		
	1 = User FO	RCE and interr	upt-based req	uest collision	detected		
hit 9			ecleu or Poquost Co	ulicion Elag bit			
DIL O	1 = User FO	RCE and interr	unt-based red	uest collision (	detected		
	0 = No reque	st collision det	ected				
bit 7	RQCOL7: Ch	annel 7 Transf	er Request Co	llision Flag bit	t		
	1 = User FO	RCE and interr	upt-based req	uest collision	detected		
1 1 0	0 = No reque	est collision det	ected				
bit 6		annel 6 Transf	er Request Co	Ilision Flag bit	: dotootod		
	0 = No reque	est collision det	ected		uelecleu		
bit 5	RQCOL5: Ch	annel 5 Transf	er Request Co	llision Flag bit	t		
	1 = User FO	RCE and interr	upt-based req	uest collision	detected		
	0 = No reque	est collision det	ected				
bit 4	RQCOL4: Ch	annel 4 Transf	er Request Co	Ilision Flag bit	: 		
	$\perp$ = User FO	RUE and interr	upt-based req	uest collision	aetected		
bit 3	RQCOL3: Ch	annel 3 Transf	er Request Co	llision Flag bit	t		
	1 = User FO	RCE and interr	upt-based req	uest collision	detected		
	0 = No reque	est collision det	ected				

# REGISTER 8-12: DMARQC: DMA REQUEST COLLISION STATUS REGISTER

# 9.3 Oscillator Control Registers

# **REGISTER 9-1:** OSCCON: OSCILLATOR CONTROL REGISTER<sup>(1,3)</sup>

U-0	R-0	R-0	R-0	U-0	R/W-y	R/W-y	R/W-y
_		COSC<2:0>		_		NOSC<2:0>(2)	
bit 15							bit 8
R/W-0	R/W-0	R-0	U-0	R/C-0	U-0	R/W-0	R/W-0
CLKLOC	K IOLOCK	LOCK	_	CF	—	LPOSCEN	OSWEN
bit 7							bit 0
Lananda			(				- :4
Legena:	bla hit	y = value Set	irom Conligui	alion bits on F	'UR mantad hit rad		DIL
		vv = vvritable r	אנ	U = Unimplei	mented bit, rea	uas u	
-n = value a	al POR	I = Bit is set		0 = Bit is cle	areo	x = Bit is unknown	DWN
hit 15	Unimplemen	ted: Read as '(	,				
bit 14-12	COSC<2.0>	Current Oscilla	tor Selection	hits (read-only	y)		
	111 = Fast R	C Oscillator (FF	C) with Divid	e-by-N	/		
	110 <b>= Fast R</b>	C Oscillator (FF	RC) with Divid	e-by-16			
	101 <b>= Low-P</b>	ower RC Oscilla	tor (LPRC)	-			
	100 <b>= Secon</b>	dary Oscillator (	SOSC)				
	011 = Primar	y Oscillator (XT v Oscillator (XT	HS, EC) WIU HS, EC)	1 PLL			
	001 = Fast R	C Oscillator (FF	RC) with Divid	e-by-N and PL	_L		
	000 <b>= Fast R</b>	C Oscillator (FF	RC)	•			
bit 11	Unimplemen	ted: Read as 'o	)'				
bit 10-8	NOSC<2:0>:	New Oscillator	Selection bits	<sub>3</sub> (2)			
	111 = Fast R	C Oscillator (FF	RC) with Divid	e-by-N			
	110 = Fast R	C Oscillator (FF	C) with Divid	e-by-16			
	100 = Second	darv Oscillator (	SOSC)				
	011 <b>= Primar</b>	y Oscillator (XT	, HS, EC) with	ו PLL			
	010 <b>= Primar</b>	y Oscillator (XT	HS, EC)				
	001 = Fast R	C Oscillator (FF C Oscillator (FF	RC) with Divid	e-by-N and PL	L		
bit 7		Clock Lock Enal	ole bit				
	1 = If (FCKS)	M0 = 1), then cl	ock and PLL	configurations	are locked		
	If (FCKS	M0 = 0), then c	ock and PLL	configurations	may be modif	ied	
	0 = Clock an	d PLL selection	s are not lock	ed, configurat	ions may be m	odified	
bit 6	IOLOCK: I/O	Lock Enable bi	t				
	1 = I/O  lock is	s active					
hit 5			road only)				
DIL D	LUCK: PLL L		eau-only)	art un timor ia	optiofied		
	0 = Indicates	that PLL is in it	of lock. start-	up timer is in i	orogress or PL	L is disabled	
bit 4	Unimplemen	ted: Read as '(	) <sup>2</sup>	· · · · · · · · · · · · · · · · · · ·			
2							
Note 1:	Writes to this regis "dsPIC33E/PIC24	ter require an u E Family Refere	nlock sequen ence Manual"	ice. Refer to <b>S</b> (available from	ection 7. "Oso n the Microchin	cillator" (DS7058 web site) for det	0) in the ails.
<b>2:</b> [	Direct clock switch	es between an	Primary Osc	cillator mode w	ith PLL and F	RCPLL mode are	not permit-

2: Direct clock switches between any Primary Oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.

3: This register resets only on a Power-on Reset (POR).

REGISTER	10-1: PMD1	: PERIPHER		E DISABLE C	ONTROL RE	GISTER 1	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
T5MD	T4MD	T3MD	T2MD	T1MD	QEI1MD <sup>(1)</sup>	PWMMD <sup>(1)</sup>	DCIMD
bit 15	·	•					bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	C2MD	C1MD	AD1MD
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable I	oit	U = Unimplen	nented bit, read	1 as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15	T5MD: Timer	5 Module Disab	le bit				
	1 = Timer5 m	odule is disable	d				
	0 = Timer5 m	odule is enable	d				
bit 14	T4MD: Timer4	4 Module Disab	le bit				
	1 = 1  imer4 m 0 = 1  imer4 m	odule is disable odule is enable	d d				
hit 13	T3MD: Timer	3 Module Disah	u le hit				
bit 10	1 = Timer3 m	odule is disable	d				
	0 = Timer3 m	odule is enable	d				
bit 12	T2MD: Timer2	2 Module Disab	le bit				
	1 = Timer2  me	odule is disable	d				
	0 = 1 imer2 m	odule is enable	d				
bit 11	T1MD: Timer	1 Module Disab	le bit				
	1 = 1  imer 1 m 0 = Timer 1 m	odule is disable odule is enable	a d				
bit 10	QEI1MD: QEI	1 Module Disa	ble bit <sup>(1)</sup>				
	1 = QEI1 mod	lule is disabled					
	0 = QEI1 mod	lule is enabled					
bit 9	PWMMD: PW	/M Module Disa	able bit <sup>(1)</sup>				
	1 = PWM mod	dule is disabled					
hit 0			hit				
DILO		ille is disabled	DIL				
	0 = DCI modu	ile is enabled					
bit 7	12C1MD: 12C	1 Module Disab	le bit				
	1 = I2C1 mod	ule is disabled					
	0 = I2C1 mod	ule is enabled					
bit 6	U2MD: UART	2 Module Disal	ble bit				
	1 = UART2 m	odule is disable	be				
bit 5			iu No hit				
DIL 5	1 = UART1 m	odule is disable					
	0 = UART1 m	odule is enable	d				
bit 4	SPI2MD: SPI	2 Module Disat	ole bit				
	1 = SPI2 mod	lule is disabled					
	0 = SPI2 mod	ule is enabled					

REGISTER 10-1:	PMD1: PERIPHERAL	MODULE DISABLE	CONTROL REGISTER 1

Note 1: This bit is available on dsPIC33EPXXX(MC/MU)806/810/814 devices only.

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
				SYNCI1R<6:0	>		
bit 15							bit
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				OCFCR<6:0>	>		
bit 7							bit
Legend:	ala hit	VV – Writabla	h:t		popted bit rea	ad aa '0'	
			DIL		nenteu bit, rea		
-n = value a	at POR	= Bit is set		"0" = Bit is cie	ared	x = Bit is unki	nown
	(see lable 1 1111111 =	nput tied to RP nput tied to RP nput tied to CM nput tied to Vss	selection nur 127 P1	mbers)			
bit 7	Unimpleme	nted: Read as '	0'				
bit 6-0	OCFCR<6:0 (see Table 1 1111111 = I	>: Assign Output 1-2 for input pin nput tied to RP	ut Fault C (O selection nur 127	CFC) to the Cor mbers)	responding R	Pn/RPIn Pin bits	
	0000001 =   0000000 =	nput tied to CM	P1				

#### REGISTER 11-37: RPINR37: PERIPHERAL PIN SELECT INPUT REGISTER 37

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				DTCMP5R<6:0	)>		
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
				DTCMP4R<6:0	)>		
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, rea	ad as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	Unimplemen	ted: Read as '	)'				
bit 14-8	DTCMP5R<6	:0>: Assign PW	M Dead-Time	Compensation I	nput 5 to the C	orresponding RP	n/RPIn Pin bits
	(see Table 11	-2 for input pin	selection nun	nbers)			
	$\perp \perp \perp \perp \perp \perp \perp \perp = $ Ir	iput tied to RP	27				
	0000001 = lr	nput tied to CM	P1				
1.11.7	0000000 = Ir	iput tied to vss	- 1				
bit /	Unimplemen	ted: Read as "	),				
bit 6-0	DTCMP4R<6	:0>: Assign PW	M Dead-Time	Compensation I	nput 4 to the C	orresponding RP	n/RPIn Pin bits
	(see Table 11	-2 for input pin	selection num	nbers)			
	1111111 = Ir	nput tied to RP	127				
	0000001 = lr 0000000 = lr	nput tied to CM	P1				

#### REGISTER 11-40: RPINR40: PERIPHERAL PIN SELECT INPUT REGISTER 40

#### REGISTER 11-51: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTER 7

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP97	R<5:0>		
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP96	R<5:0>		
bit 7							bit 0
<u>-</u>							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	<b>RP97R&lt;5:0&gt;:</b> Peripheral Output Function is Assigned to RP97 Output Pin bits (see Table 11-3 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	<b>RP96R&lt;5:0&gt;:</b> Peripheral Output Function is Assigned to RP96 Output Pin bits (see Table 11-3 for peripheral function numbers)

#### REGISTER 11-52: RPOR8: PERIPHERAL PIN SELECT OUTPUT REGISTER 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP99	R<5:0>		
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP98	R<5:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
-----------	----------------------------

bit 13-8	RP99R<5:0>: Peripheral Output Function is Assigned to RP99 Output Pin bits
	(see Table 11-3 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'

bit 5-0 **RP98R<5:0>:** Peripheral Output Function is Assigned to RP98 Output Pin bits (see Table 11-3 for peripheral function numbers)

## 12.0 TIMER1

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXX(GP/MC/MU)806/ 810/814 and PIC24EPXXX(GP/GU)810/ 814 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 11. "Timers" (DS70362) of the "dsPIC33E/PIC24E Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Timer1 module is a 16-bit timer, which can serve as the time counter for the real-time clock, or operate as a free-running interval timer/counter.

The Timer1 module has the following unique features over other timers:

- Can be operated from the low-power 32 kHz crystal oscillator available on the device.
- Can be operated in Asynchronous Counter mode from an external clock source.
- The external clock input (T1CK) can optionally be synchronized to the internal device clock and clock synchronization is performed after the prescaler.

The unique features of Timer1 allow it to be used for Real-Time Clock (RTC) applications. A block diagram of Timer1 is shown in Figure 12-1.

The Timer1 module can operate in one of the following modes:

- Timer mode
- · Gated Timer mode
- Synchronous Counter mode
- Asynchronous Counter mode

In Timer and Gated Timer modes, the input clock is derived from the internal instruction cycle clock (FcY). In Synchronous and Asynchronous Counter modes, the input clock is derived from the external clock input at the T1CK pin.

The Timer modes are determined by the following bits:

- Timer Clock Source Control bit (TCS): T1CON<1>
- Timer Synchronization Control bit (TSYNC): T1CON<2>
- Timer Gate Control bit (TGATE): T1CON<6>

Timer control bit setting for different operating modes are given in the Table 12-1.

<b>TABLE 12-1</b> :	TIMER MODE SETTINGS

Mode	TCS	TGATE	TSYNC
Timer	0	0	х
Gated Timer	0	1	Х
Synchronous Counter	1	Х	1
Asynchronous Counter	1	х	0

#### FIGURE 12-1: 16-BIT TIMER1 MODULE BLOCK DIAGRAM



REGISTER 20-2: UxS	STA: UARTx STATUS AND CONTROL REGISTER
--------------------	--

R/M_0	R/W-0	R/\\/_0	11-0		R/\\/_0	R-0	R-1
UTXISFI 1			<u> </u>	UTXBRK		UTXBF	TRMT
bit 15		0		ebrat			bit 8
R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0
URXISE	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA
bit 7						•	bit 0
Legend:		HC = Hardware	Clearable bit	C = Clearabl	e bit		
R = Readable	bit	W = Writable bit	t	U = Unimple	mented bit, rea	id as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown
bit 15,13 bit 14	UTXISEL<1:0 11 = Reserved 10 = Interrup operation 00 = Interrup least or UTXINV: UAR If IREN = 0: 1 = UxTX Idl 0 = UxTX Idl If IREN = 1: 1 = IrDA enco 0 = IrDA enco	<b>0&gt;:</b> UARTx Transed; do not use of when a charact t buffer becomes of when the last c cons are complete of when a character oper RTx Transmit Pol e state is '0' e state is '1' coded, UxTX Idle coded, UxTX Idle	smission Interru er is transferred empty haracter is shift d ter is transferre n in the transmi larity Inversion state is '1' state is '0'	upt Mode Selec d to the Transn ted out of the <sup>-</sup> ed to the Trans it buffer) bit	ction bits nit Shift Registe Transmit Shift F smit Shift Regi	er (TSR) and a Register; all tra ster (this impli	s a result, the ansmit es there is at
bit 12	Unimplemen	ted: Read as '0'					
bit 11	UTXBRK: UA	ARTx Transmit Bi	reak bit				
bit 10	<ul> <li>1 = Sends Sync Break on next transmission – Start bit, followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion</li> <li>0 = Sync Break transmission is disabled or completed</li> <li>0 UTXEN: UARTx Transmit Enable bit<sup>(1)</sup></li> <li>1 = Transmit is enabled, UxTX pin is controlled by UARTx</li> <li>0 = Transmit is disabled, any pending transmission is aborted and the buffer is reset; UxTX pin</li> </ul>						
bit 9	UTXBF: UAR	Tx Transmit Buff	fer Full Status b	oit (read-onlv)			
	1 = Transmit 0 = Transmit	buffer is full buffer is not full,	at least one m	ore character	can be written		
bit 8	<b>TRMT:</b> Trans 1 = Transmit 0 = Transmit	mit Shift Register Shift Register is Shift Register is	r Empty bit (rea empty and trans not empty, a tra	id-only) smit buffer is e ansmission is	mpty (the last ti in progress or o	ransmission ha queued	as completed)
bit 7-6	<ul> <li>0 = Transmit Shift Register is not empty, a transmission is in progress or queued</li> <li>URXISEL&lt;1:0&gt;: UARTx Receive Interrupt Mode Selection bits</li> <li>11 = Interrupt is set on UxRSR transfer making the receive buffer full (i.e., has 4 data characters)</li> <li>10 = Interrupt is set on UxRSR transfer making the receive buffer 3/4 full (i.e., has 3 data characters)</li> <li>0x = Interrupt is set when any character is received and transferred from the UxRSR to the receive buffer; receive buffer has one or more characters</li> </ul>						

**Note 1:** Refer to **Section 17. "UART"** (DS70582) in the *"dsPIC33E/PIC24E Family Reference Manual"* for information on enabling the UARTx module for transmit operation.

# dsPIC33EPXXX(GP/MC/MU)806/810/814 and PIC24EPXXX(GP/GU)810/814

REGISTER 21-8:	CxE	C: ECANx TRANS	SMIT/RE	ECEIVE ERROR	COUNT F	REGISTER	
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TERR	CNT<7:0>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			RERF	RCNT<7:0>			
bit 7							bit 0
Γ							
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is clear	red	x = Bit is unknowr	ı

bit 15-8	TERRCNT<7:0>: Transmit Error Count bits
bit 7-0	RERRCNT<7:0>: Receive Error Count bits

#### REGISTER 21-9: CxCFG1: ECANx BAUD RATE CONFIGURATION REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
SJW<	<1:0>		BRP<5:0>						
bit 7							bit 0		

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-8	Unimplemented: Read as '0'
bit 7-6	SJW<1:0>: Synchronization Jump Width bits
	11 = Length is 4 x TQ
	10 = Length is 3 x TQ
	01 = Length is 2 x TQ
	00 = Length is 1 x TQ
bit 5-0	BRP<5:0>: Baud Rate Prescaler bits
	11 1111 = TQ = 2 x 64 x 1/FCAN
	•
	•
	•
	00 0010 = Tq = 2 x 3 x 1/Fcan
	00 0001 = Tq = 2 x 2 x 1/Fcan
	00 0000 = Tq = 2 x 1 x 1/Fcan

# REGISTER 22-9: UxSOF: USB OTG START-OF-TOKEN THRESHOLD REGISTER (HOST MODE ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	—	—	—	—	—	—
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			CNT	<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writ		W = Writable	= Writable bit		U = Unimplemented bit, read		
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
•							

bit 15-8 Unimplemented: Read as '0'

bit 7-0 CNT<7:0>: Start-of-Frame Count bits

Value represents 10 + (packet size of n bytes); for example:

- 0100 1010 = 64-byte packet
- 0010 1010 = **32-byte packet**
- 0001 0010 **= 8-byte packet**

#### REGISTER 22-10: UxCNFG1: USB CONFIGURATION REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15	-						bit 8

R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0
UTEYE	UOEMON <sup>(1)</sup>	—	USBSIDL	—	—	—	—
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-8	Unimplemented: Read as '0'
bit 7	UTEYE: USB Eye Pattern Test Enable bit
	<ul> <li>1 = Eye pattern test is enabled</li> <li>0 = Eye pattern test is disabled</li> </ul>
bit 6	<b>UOEMON:</b> USB OE Monitor Enable bit <sup>(1)</sup>
	1 = $\overline{OE}$ signal is active; it indicates intervals during which the D+/D- lines are driving 0 = $\overline{OE}$ signal is inactive <sup>(1)</sup>
bit 5	Unimplemented: Read as '0'
bit 4	USBSIDL: USB OTG Stop in Idle Mode bit
	<ul><li>1 = Discontinues module operation when device enters Idle mode</li><li>0 = Continues module operation in Idle mode</li></ul>
bit 3-0	Unimplemented: Read as '0'

**Note 1:** When the UTRIS (UxCNFG2<0>) bit is set, the  $\overline{OE}$  signal is active regardless of the setting of UOEMON.

# dsPIC33EPXXX(GP/MC/MU)806/810/814 and PIC24EPXXX(GP/GU)810/814

#### REGISTER 22-29: UxFRML: USB FRAME NUMBER LOW REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—	—	—	_	—	_	_			
bit 15							bit 8		
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0		
	FRM<7:0>								
bit 7	bit 7 bit 0								
Legend:									
R = Readable b	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'								
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown						nown			

bit 15-8 Unimplemented: Read as '0'

bit 7-0 FRM<7:0>: 11-Bit Frame Number Lower 8 bits

These register bits are updated with the current frame number whenever a SOF token is received.

REGISTER	23-6: ADxC	HS123: ADCx	INPUT CH	ANNEL 1, 2,	3 SELECT RE	GISTER		
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
_	_	— — — CH123NB<1:0>			NB<1:0>	CH123SB		
bit 15							bit 8	
					DAALO		<b>D</b> 444.0	
U-0	<u>U-0</u>	0-0	0-0	<u>U-0</u>	R/W-0	R/W-0	R/W-0	
					CH123N	NA<1:0>	CH123SA	
bit 7							bit 0	
Legend:								
R = Readah	le hit	W = Writable I	hit	II = I Inimple	mented hit rea	d as '0'		
		$1^{\prime}$ = Dit is set	JIL	0' = Dillipic	nemed bit, read	v = Ditio unl	(2011)	
bit 15-11	Unimplemer	nted: Read as '0	)'					
bit 10-9	CH123NB<1:0>: Channel 1, 2, 3 Negative Input Select for Sample B bits							
	When AD12E	When AD12B = 1. CHxNB is: U-0. Unimplemented. Read as '0':						
	11 = CH1 ne	gative input is A	N9, CH2 neg	ative input is A	N10, CH3 nega	itive input is A	N11	
	10 = CH1 negative input is AN6, CH2 negative input is AN7, CH3 negative input is AN8							
	0x = CH1, C	H2, CH3 negativ	ve input is VR	EFL				
bit 8	<b>CH123SB:</b> C	hannel 1, 2, 3 F	Positive Input	Select for Sam	ple B bit			
	When AD12E	3 = 1, CHxSA is	: U-0, Unimple	emented, Read	<b>as</b> '0':			
	1 = CH1 positive input is AN3, CH2 positive input is AN4, CH3 positive input is AN5							
	0 = CH1 pos	itive input is AN	0, CH2 positiv	e input is AN1	, CH3 positive ii	nput is AN2		
bit 7-3	Unimplemer	ted: Read as '0	)'					

CH123NA<1:0>: Channel 1, 2, 3 Negative Input Select for Sample A bits

11 = CH1 negative input is AN9, CH2 negative input is AN10, CH3 negative input is AN11 10 = CH1 negative input is AN6, CH2 negative input is AN7, CH3 negative input is AN8

1 = CH1 positive input is AN3, CH2 positive input is AN4, CH3 positive input is AN5 0 = CH1 positive input is AN0, CH2 positive input is AN1, CH3 positive input is AN2

When AD12B = 1, CHxNA is: U-0, Unimplemented, Read as '0':

**CH123SA:** Channel 1, 2, 3 Positive Input Select for Sample A bit When AD12B = 1, CHxSA is: U-0, Unimplemented, Read as '0':

0x = CH1, CH2, CH3 negative input is VREFL

bit 2-1

bit 0

ADDDEGG DEGIGTED

MAAOTE

-

REGISTER	(MAS	STER MODES	ONLY) <sup>(1)</sup>	R PORT ADL	KE33 KEG	131 EK	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CS2	CS1			ADDR	<13:8>		
bit 15	·						bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			ADD	R<7:0>			
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value a	t Reset	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15 bit 14	15 <b>CS2:</b> Chip Select 2 bit $\frac{\text{If PMCON<7:6>} = 10 \text{ or } 01:}{1 = \text{Chip Select 2 is active}}$ $0 = \text{Chip Select 2 is inactive}$ $\frac{\text{If PMCON<7:6>} = 11 \text{ or } 00:}{\text{Bit functions as ADDR<15>}}$ 14 <b>CS1:</b> Chip Select 1 bit $\frac{\text{If PMCON<7:6>} = 10:}{1 = \text{Chip Select 1 is active}}$ $0 = \text{Chip Select 1 is inactive}$ $\frac{\text{If PMCON<7:6>} = 10:}{1 = \text{Chip Select 1 is inactive}}$ $\frac{\text{If PMCON<7:6>} = 11 \text{ or } 0x:}{\text{Bit functions as ADDR<14>}}$						
bit 13-0	ADDR<13:0	>: Destination A	ddress bits				

Note 1: In Enhanced Slave mode, PMADDR functions as PMDOUT1, one of the two Data Buffer registers.

#### 32.1 DC Characteristics

#### TABLE 32-1: OPERATING MIPS VS. VOLTAGE

Characteristic	Voo Bango	Tomp Bango	Maximum MIPS			
	(in Volts)	(in °C)	dsPIC33EPXXX(GP/MC/MU)806/810/ 814 and PIC24EPXXX(GP/GU)810/814			
_	2.95V-3.6V <sup>(1)</sup>	-40°C to +85°C	70			
—	2.95V-3.6V <sup>(1)</sup>	-40°C to +125°C	60			

**Note 1:** Device is functional at VBORMIN < VDD < VDDMIN. Analog modules: ADC, Comparator and DAC will have degraded performance. Device functionality is tested but not characterized. Refer to Parameter BO10 in Table 32-11 for the minimum and maximum BOR values.

#### TABLE 32-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min.	Тур.	Max.	Unit
Industrial Temperature Devices					
Operating Junction Temperature Range	TJ	-40	—	+125	°C
Operating Ambient Temperature Range	TA	-40	—	+85	°C
Extended Temperature Devices					
Operating Junction Temperature Range	TJ	-40	_	+140	°C
Operating Ambient Temperature Range	TA	-40	_	+125	°C
Power Dissipation: Internal chip power dissipation: $PINT = VDD x (IDD - \Sigma IOH)$ I/O Pin Power Dissipation:			Pint + Pi/c	)	W
$I/O = \Sigma (\{VDD - VOH\} \times IOH) + \Sigma (VOL \times IOL)$					
Maximum Allowed Power Dissipation	PDMAX	(	TJ — ΤΑ)/θ.	IA	W

#### TABLE 32-3: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур.	Max.	Unit	Notes
Package Thermal Resistance, 64-pin QFN (9x9 mm)	θJA	28		°C/W	1
Package Thermal Resistance, 64-pin TQFP (10x10 mm)	θJA	47	-	°C/W	1
Package Thermal Resistance, 100-pin TQFP (12x12 mm)	θJA	43	_	°C/W	1
Package Thermal Resistance, 100-pin TQFP (14x14 mm)	θJA	43	_	°C/W	1
Package Thermal Resistance, 121-pin TFBGA (10x10 mm)	θJA	40	-	°C/W	1
Package Thermal Resistance, 144-pin LQFP (20x20 mm)	θJA	33	—	°C/W	1
Package Thermal Resistance, 144-pin TQFP (16x16 mm)	θJA	33	_	°C/W	1

**Note 1:** Junction to ambient thermal resistance, Theta-JA ( $\theta$ JA) numbers are achieved by package simulations.



