

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details


E·XFl

Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, QEI, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	122
Program Memory Size	512KB (170K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	24K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 32x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep512mu814-i-pl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

FIGURE 3-1: dsPIC33EPXXX(GP/MC/MU)806/810/814 and PIC24EPXXX(GP/GU)810/814 CPU BLOCK DIAGRAM



File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
N0	0000					•	•		W0 (WR	EG)				•			•	0000
W1	0002								W1									0000
W2	0004								W2									0000
W3	0006								W3									0000
W4	8000								W4									0000
W5	000A								W5									0000
W6	000C								W6									0000
W7	000E								W7									0000
W8	0010								W8									0000
W9	0012								W9									0000
W10	0014								W10									0000
W11	0016								W11									0000
W12	0018								W12									0000
W13	001A								W13									0000
W14	001C								W14									0000
W15	001E								W15									1000
SPLIM	0020								SPLIN	Λ								0000
ACCAL	0022								ACCA	L								0000
ACCAH	0024								ACCA	Н								0000
ACCAU	0026			Sig	n-Extensio	n of ACCA<	39>						AC	CAU				0000
ACCBL	0028								ACCB	L								0000
ACCBH	002A								ACCB	Н								0000
ACCBU	002C			Sig	n-Extensio	n of ACCB<	39>						AC	CBU				0000
PCL	002E								PCL								—	0000
PCH	0030	_	_	_	_	_	_	_	—	_				PCH				0000
DSRPAG	0032	_	_	_	_	—	_					DSRP	AG					0001
DSWPAG	0034	_	_	_	_	—	_	—				[DSWPAG					0001
RCOUNT	0036								RCOUN	ΝT								0000
DCOUNT	0038								DCOUN	NT								0000
DOSTARTL	003A							D	OSTARTL								—	0000
DOSTARTH	003C	—	_	—	—	—	—	—	—	—	—			DOST	ARTH			0000
DOENDL	003E								DOENDL			•					—	0000
DOENDH	0040	_	_	_	_	_	_	_	_	_	_			DOE	NDH			0000

TABLE 4-1: CPU CORE REGISTER MAP FOR dsPIC33EPXXX(GP/MC/MU)806/810/814 DEVICES ONLY

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4	4-9:	TIME	R1 THR	ROUGH	TIMER9	REGIS	TER MA	Р										
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	0100								Timer1	Register								XXXX
PR1	0102								Period F	Register 1								FFFF
T1CON	0104	TON	_	TSIDL	_	_	_	—	—		TGATE	TCKP	S<1:0>	—	TSYNC	TCS		0000
TMR2	0106								Timer2	Register							•	XXXX
TMR3HLD	0108						Time	r3 Holding	Register (fo	r 32-bit time	er operations	only)						XXXX
TMR3	010A								Timer3	Register								XXXX
PR2	010C								Period F	Register 2								FFFF
PR3	010E								Period F	Register 3								FFFF
T2CON	0110	TON	_	TSIDL	_	_	_	_	—		TGATE	TCKP	S<1:0>	T32	—	TCS		0000
T3CON	0112	TON	_	TSIDL	_	_	_	_			TGATE	TCKP	S<1:0>	_	—	TCS		0000
TMR4	0114		•	•	•	•	•		Timer4	Register					•	•		XXXX
TMR5HLD	0116						Ti	mer5 Holdir	ng Register	(for 32-bit o	perations or	ıly)						XXXX
TMR5	0118								Timer5	Register								XXXX
PR4	011A								Period F	Register 4								FFFF
PR5	011C								Period F	Register 5								FFFF
T4CON	011E	TON	—	TSIDL	—	_	_	_	_		TGATE	TCKP	S<1:0>	T32	—	TCS		0000
T5CON	0120	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKP	S<1:0>	_	_	TCS	_	0000
TMR6	0122								Timer6	Register								XXXX
TMR7HLD	0124						Ti	mer7 Holdir	ng Register	(for 32-bit o	perations or	ıly)						XXXX
TMR7	0126								Timer7	Register								XXXX
PR6	0128								Period F	Register 6								FFFF
PR7	012A								Period F	Register 7								FFFF
T6CON	012C	TON	—	TSIDL	_	_	_	_	_		TGATE	TCKP	S<1:0>	T32	—	TCS		0000
T7CON	012E	TON	—	TSIDL	_	_	_	_	_		TGATE	TCKP	S<1:0>	—	—	TCS	—	0000
TMR8	0130								Timer8	Register	•							XXXX
TMR9HLD	0132						Ti	mer9 Holdir	ng Register	(for 32-bit o	perations or	nly)						XXXX
TMR9	0134								Timer9	Register								XXXX
PR8	0136								Period F	Register 8								FFFF
PR9	0138		-			-			Period F	Register 9								FFFF
T8CON	013A	TON	_	TSIDL	—			—	—		TGATE	TCKP	S<1:0>	T32	—	TCS		0000
T9CON	013C	TON	_	TSIDL	_	_	_	_	_		TGATE	TCKP	S<1:0>	—	_	TCS	_	0000

dsPIC33EPXXX(GP/MC/MU)806/810/814 and PIC24EPXXX(GP/GU)810/814

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-21 :	QEI2 REGISTER MAP FOR dsPIC33EPXXX(MC/MU)806/810/814 DEVICES ONLY
---------------------	---

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
QEI2CON	05C0	QEIEN	—	QEISIDL		PIMOD<2:0>		IMV<	<1:0>	—		INTDIV<2:0	>	CNTPOL	GATEN	CCM	<1:0>	0000
QEI2IOC	05C2	QCAPEN	FLTREN		QFDIV<2:0>		OUTFN	VC<1:0>	SWPAB	HOMPOL	IDXPOL	QEBPOL	QEAPOL	HOME	INDEX	QEB	QEA	000x
QEI2STAT	05C4	_	—	PCHEQIRQ	PCHEQIEN	PCLEQIRQ	PCLEQIEN	POSOVIRQ	POSOVIEN	PCIIRQ	PCIIEN	VELOVIRQ	VELOVIEN	HOMIRQ	HOMIEN	IDXIRQ	IDXIEN	0000
POS2CNTL	05C6		POSCNT<15:0>							0000								
POS2CNTH	05C8								POSCNT<31:	16>								0000
POS2HLD	05CA		POSHLD<15:0> 00								0000							
VEL2CNT	05CC		VELCNT<15:0> 00									0000						
INT2TMRL	05CE		INTTMR<15:0> 00									0000						
INT2TMRH	05D0		INTTMR<31:16> 0											0000				
INT2HLDL	05D2								INTHLD<15	0>								0000
INT2HLDH	05D4								INTHLD<31:	16>								0000
INDX2CNTL	05D6								INDXCNT<15	5:0>								0000
INDX2CNTH	05D8							I	NDXCNT<31	:16>								0000
INDX2HLD	05DA								INDXHLD<15	5:0>								0000
QEI2GECL	05DC								QEIGEC<15	:0>								0000
QEI2ICL	05DC								QEIIC<15:0)>								0000
QEI2GECH	05DE								QEIGEC<31:	16>								0000
QEI2ICH	05DE								QEIIC<31:1	6>								0000
QEI2LECL	05E0								QEILEC<15	0>								0000
QEI2LECH	05E2								QEILEC<31:	16>								0000
a successful.																		

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-41: PERIPHERAL PIN SELECT INPUT REGISTER MAP FOR dsPIC33EPXXXMU810 DEVICES ONLY (CONTINUED)

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPINR35	35 06E6 — IC14R<6:0>							—	IC13R<6:0> 0									
RPINR36	06E8		IC16R<6:0>							_	IC15R<6:0>							
RPINR37	06EA	_		SYNCI1R<6:0>						_			(OCFCR<6:0	>			0000
RPINR38	06EC				D	TCMP1R<6:	0>			_	SYNCI2R<6:0>							0000
RPINR39	06EE				D	TCMP3R<6:	0>			_	DTCMP2R<6:0>							0000
RPINR40	06F0				D	TCMP5R<6:	0>			_			D	TCMP4R<6:	0>			0000
RPINR41	06F2							_	_	DTCMP6R<6:0>					0000			
RPINR42	06F4	_	FLT6R<6:0>							_	FLT5R<6:0>					0000		
RPINR43	06F6	_		_	—	_		_	_	_				FLT7R<6:0>	•			0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				T5CKR<6:0>	•		
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				T4CKR<6:0>	•		
bit 7							bit 0
Legend:							
R = Readat	ole bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
	0000001 =	Input tied to RP Input tied to CM Input tied to Vss	P1				
bit 7	Unimpleme	nted: Read as '	0'				
bit 6-0	(see Table 1 11111111 =	: Assign Timer 1-2 for input pin Input tied to RP Input tied to CM	selection nun 127		he Correspond	ding RPn/RPIn F	Pin bits

REGISTER 11-5: RPINR4: PERIPHERAL PIN SELECT INPUT REGISTER 4

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				C2RXR<6:0>	•		
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		1000 0	1000 0	C1RXR<6:0>		10000	1010 0
bit 7							bit C
Logondi							
Legend: R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, rea	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
		Input tied to RP					
		Input tied to CM Input tied to Vss					
bit 7	Unimpleme	nted: Read as '	0'				
bit 6-0	(see Table 1	>: Assign CAN1 1-2 for input pin Input tied to RP ⁻	selection nur		responding R	Pn/RPIn Pin bits	i
		Input tied to CM Input tied to Vss					

REGISTER 11-26: RPINR26: PERIPHERAL PIN SELECT INPUT REGISTER 26

NOTES:

REGISTER 16-1: PTCON: PWM TIME BASE CONTROL REGISTER (CONTINUED)

bit 6-4	SYNCSRC<2:0>: Synchronous Source Selection bits ⁽¹⁾
	111 = Reserved
	•
	•
	•
	010 = Reserved 001 = SYNCI2 000 = SYNCI1
bit 3-0	SEVTPS<3:0>: PWM Special Event Trigger Output Postscaler Select bits ⁽¹⁾
	1111 = 1:16 Postscaler generates Special Event Trigger on every sixteenth compare match event
	•
	•
	•
	0001 = 1:2 Postscaler generates Special Event Trigger on every second compare match event 0000 = 1:1 Postscaler generates Special Event Trigger on every compare match event

Note 1: These bits should be changed only when PTEN = 0. In addition, when using the SYNCIx feature, the user application must program the Period register with a value that is slightly larger than the expected period of the external synchronization input signal.

REGISTER 17-3: QEIxSTAT: QEIx STATUS REGISTER (CONTINUED)

bit 2	HOMIEN: Home Input Event Interrupt Enable bit
	1 = Interrupt is enabled0 = Interrupt is disabled
bit 1	IDXIRQ: Status Flag for Index Event Status bit
	1 = Index event has occurred0 = No Index event has occurred
bit 0	IDXIEN: Index Input Event Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled

Note 1: This status bit is only applicable to PIMOD<2:0> modes '011' and '100'.




FIGURE 19-1: $I^2 C^{TM}$ BLOCK DIAGRAM (x = 1 OR 2)

R-0, HSC	R-0, HSC	U-0	U-0	U-0	R/C-0, HS	R-0, HSC	R-0, HSC
ACKSTAT	TRSTAT		_	—	BCL	GCSTAT	ADD10
oit 15							bit
R/C-0, HS	R/C-0, HS	R-0, HSC		R/C-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC TBF
IWCOL	I2COV	D_A	Р	S	R_W	RBF	bit
							<u> </u>
Legend:		C = Clearab	le bit	U = Unimplen	nented bit, read	as '0'	
R = Readable	e bit	W = Writabl	e bit	HS = Hardwa	re Settable bit	HSC = Hardware Se	ettable/Clearable
-n = Value at	POR	'1' = Bit is s	et	'0' = Bit is clea	ared	x = Bit is unknown	
bit 15				P 1.1. 1			
	(wnen opera 1 = NACK re	-		blicable to ma	ster transmit op	eration)	
	\perp = NACK rec						
				a slave Ackno	owledge.		
oit 14					-	cable to master trar	smit operation)
			progress (8 l				. ,
			ot in progress				
	Hardware is Acknowledg		beginning of	a master tra	nsmission. Har	dware is clear at t	he end of a sla
oit 13-11	Unimpleme	nted: Read	as '0'				
pit 10	BCL: Maste	r Bus Collisi	on Detect bit				
			een detecteo	during a mas	ter operation		
	0 = No collis		the states in the second				
-: · ·			tion of a bus	collision.			
oit 9	GCSTAT: Ge		was receive	d			
			was receive				
					ral call address	. Hardware is clear	at a Stop detectio
oit 8	ADD10: 10-	Bit Address	Status bit	-			
	1 = 10-bit ac	ldress was r	natched				
	0 = 10-bit ac						
				yte of a matche	ed 10-bit addres	s. Hardware is clear	at a Stop detection
oit 7	IWCOL: Wri	te Collision I	Detect bit				
	$1 - \Lambda n$ off on						
			o the I2CxTR	N register fail	ed because the	I ² C module is bus	y
	0 = No collis	ion					
bit 6	0 = No collis Hardware is	ion set at an oc	currence of a	a write to I2Cx		I ² C module is busy	
bit 6	0 = No collis Hardware is I2COV: I2C>	ion set at an oc Receive Ov	currence of a verflow Flag I	a write to I2Cx pit	TRN while busy	/ (cleared by softwa	
pit 6	0 = No collis Hardware is I2COV: I2C>	ion set at an oc Receive Ov vas received	currence of a verflow Flag I	a write to I2Cx pit	TRN while busy		
bit 6	 0 = No collis Hardware is I2COV: I2C> 1 = A byte w 0 = No overfl 	ion set at an oc Receive Ov vas received flow	currence of a verflow Flag I while the I20	a write to I2Cx bit CxRCV registe	TRN while busy	/ (cleared by softwa	are).
	0 = No collis Hardware is I2COV: I2C> 1 = A byte w 0 = No overf Hardware is	ion set at an oc Receive Ov vas received flow set at an att	currence of a verflow Flag I while the I2C empt to trans	a write to I2Cx bit CxRCV registe	TRN while busy r is still holding to I2CxRCV (cl	(cleared by softwatter the previous byte	are).
bit 6 bit 5	0 = No collis Hardware is I2COV: I2C> 1 = A byte w 0 = No overf Hardware is D_A: Data/A	ion set at an oc Receive Ov vas received flow set at an att vddress bit (v	currence of a verflow Flag I while the I2C empt to trans	a write to I2Cx bit CxRCV registe sfer I2CxRSR ng as I ² C slav	TRN while busy r is still holding to I2CxRCV (cl	(cleared by softwatter the previous byte	are).
	0 = No collis Hardware is I2COV: I2C> 1 = A byte w 0 = No overt Hardware is D_A: Data/A 1 = Indicates 0 = Indicates	ion set at an oc (Receive Ov /as received flow set at an att oddress bit (v s that the lass s that the lass	currence of a verflow Flag I while the I2C empt to trans when operation t byte received t byte received	a write to I2Cx bit CxRCV registe sfer I2CxRSR ng as I ² C slav ed was data ed was a devi	TRN while busy r is still holding to I2CxRCV (cl e) ce address	 (cleared by software) the previous byte eared by software) 	are).
bit 5	0 = No collis Hardware is I2COV: I2C> 1 = A byte w 0 = No over Hardware is D_A: Data/A 1 = Indicates 0 = Indicates Hardware is	ion set at an oc (Receive Ov /as received flow set at an att oddress bit (v s that the lass s that the lass	currence of a verflow Flag I while the I2C empt to trans when operation t byte received t byte received	a write to I2Cx bit CxRCV registe sfer I2CxRSR ng as I ² C slav ed was data ed was a devi	TRN while busy r is still holding to I2CxRCV (cl e) ce address	(cleared by softwatter the previous byte	are).
bit 5	0 = No collis Hardware is I2COV: I2C> 1 = A byte w 0 = No overf Hardware is D_A: Data/A 1 = Indicates 0 = Indicates Hardware is P: Stop bit	ion set at an oc (Receive Ov vas received flow set at an att oddress bit (v s that the las s that the las clear at a de	currence of a verflow Flag I while the I2C empt to trans when operation to byte receive to byte receive evice address	a write to I2Cx bit CxRCV registe sfer I2CxRSR ng as I ² C slav ed was data ed was a devi s match. Hard	TRN while busy r is still holding to I2CxRCV (cl e) ce address ware is set by r	 (cleared by software) the previous byte eared by software) 	are).
	0 = No collis Hardware is I2COV: I2C> 1 = A byte w 0 = No overf Hardware is D_A: Data/A 1 = Indicates 0 = Indicates Hardware is P: Stop bit	ion set at an oc (Receive Ov vas received flow set at an att oddress bit (v s that the las clear at a de s that a Stop	currence of a verflow Flag I while the I2C empt to trans when operation to byte receive to byte receive evice address bit has been	a write to I2Cx bit CxRCV registe sfer I2CxRSR ng as I ² C slav ed was data ed was a devi	TRN while busy r is still holding to I2CxRCV (cl e) ce address ware is set by r	 (cleared by software) the previous byte eared by software) 	are).

REGISTER 22-14: UxIR: USB INTERRUPT STATUS REGISTER (DEVICE MODE ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	—	—	—	—	—	—
bit 15							bit 8
R/K-0, HS	U-0	R/K-0, HS	R/K-0, HS	R/K-0, HS	R/K-0, HS	R-0	R/K-0, HS
STALLIF	_	RESUMEIF	IDLEIF	TRNIF	SOFIF	UERRIF	URSTIF
bit 7							bit 0

Legend:	U = Unimplemented bit, read as '0'					
R = Readable bit	K = Write '1' to clear bit HS = Hardware Settable bit					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-8	Unimplemented: Read as '0'
bit 7	STALLIF: STALL Handshake Interrupt bit
	1 = A STALL handshake was sent by the peripheral during the handshake phase of the transaction in Device mode
	0 = A STALL handshake has not been sent
bit 6	Unimplemented: Read as '0'
bit 5	RESUMEIF: Resume Interrupt bit
	 1 = A K-State is observed on the D+ or D- pin for 2.5 μs (differential '1' for low speed, differential '0' for full speed) 0 = No K-State is observed
L:1 4	
bit 4	IDLEIF: Idle Detect Interrupt bit
	 1 = Idle condition is detected (constant Idle state of 3 ms or more) 0 = No Idle condition is detected
bit 3	TRNIF: Token Processing Complete Interrupt bit
	 1 = Processing of current token is complete; read UxSTAT register for endpoint BDT information 0 = Processing of current token is not complete; clear UxSTAT register or load next token from STAT (clearing this bit causes the the STAT FIFO to advance)
bit 2	SOFIF: Start-of-Frame Token Interrupt bit
	 1 = A Start-of-Frame token was received by the peripheral 0 = A Start-of-Frame token has not been received by the peripheral
bit 1	UERRIF: USB Error Condition Interrupt bit (read-only)
	1 = An unmasked error condition has occurred; only error states enabled in the UxEIE register can set this bit
	0 = No unmasked error condition has occurred
bit 0	URSTIF: USB Reset Interrupt bit
	 1 = Valid USB Reset has occurred for at least 2.5 μs; Reset state must be cleared before this bit can be reasserted
	0 = No USB Reset has occurred

dsPIC33EPXXX(GP/MC/MU)806/810/814 and PIC24EPXXX(GP/GU)810/814

REGISTER 22-25: UxBDTP3: USB BUFFER DESCRIPTION TABLE REGISTER 3

Legend: R = Readable bi	t	W = Writable b	it	U = Unimple	mented bit, rea	d as '0'	
bit 7							bit 0
			BDTPTR	U<31:24>			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15							bit 8
		—		—	—	—	—
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0

1.				
-	n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

bit 7-0 **BDTPTRU<31:24>:** Endpoint BDT Start Address bits Defines bits 31-24 of the 32-bit endpoint buffer descriptor table start address.

REGISTER 22-26: UXPWMCON: USB VBUS PWM GENERATOR CONTROL REGISTER

R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0		
PWMEN	—	—	_	—	—	PWMPOL	CNTEN		
bit 15 bit 8									

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—	—	—	—	—	—	—	—		
bit 7 bit 0									

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	PWMEN: PWM Enable bit
	 1 = PWM generator is enabled 0 = PWM generator is disabled; output is held in the Reset state specified by PWMPOL
bit 14-10	Unimplemented: Read as '0'
bit 9	PWMPOL: PWM Polarity bit
	1 = PWM output is active-low and resets high0 = PWM output is active-high and resets low
bit 8	CNTEN: PWM Counter Enable bit
	1 = Counter is enabled0 = Counter is disabled
bit 7-0	Unimplemented: Read as '0'

23.2 ADC Helpful Tips

- 1. The SMPIx control bits in the ADxCON2 registers:
 - a) Determine when the ADC interrupt flag is set and an interrupt is generated, if enabled.
 - b) When the CSCNA bit in the ADxCON2 register is set to '1', this determines when the ADC analog scan channel list, defined in the AD1CSSL/AD1CSSH registers, starts over from the beginning.
 - c) When the DMA peripheral is not used (ADDMAEN = 0), this determines when the ADC Result Buffer Pointer to ADC1BUF0-ADC1BUFF gets reset back to the beginning at ADC1BUF0.
 - d) When the DMA peripheral is used (ADDMAEN = 1), this determines when the DMA Address Pointer is incremented after a sample/conversion operation. ADC1BUF0 is the only ADC buffer used in this mode. The ADC Result Buffer Pointer to ADC1BUF0-ADC1BUFF gets reset back to the beginning at ADC1BUF0. The DMA address is incremented after completion of every 32nd sample/conversion operation. Conversion results are stored in the ADC1BUF0 register for transfer to RAM using DMA.
- 2. When the DMA module is disabled (ADDMAEN = 0), the ADC has 16 result buffers. ADC conversion results are stored sequentially in ADC1BUF0-ADC1BUFF, regardless of which analog inputs are being used subject to the SMPIx bits and the condition described in 1c) above. There is no relationship between the ANx input being measured and which ADC buffer (ADC1BUF0-ADC1BUFF) that the conversion results will be placed in.
- 3. When the DMA module is disabled (ADDMAEN = 1), the ADC module has only 1 ADC result buffer (i.e., ADC1BUF0) per ADC peripheral and the ADC conversion result must be read, either by the CPU or DMA controller, before the next ADC conversion is complete to avoid overwriting the previous value.
- 4. The DONE bit (ADxCON1<0>) is only cleared at the start of each conversion and is set at the completion of the conversion, but remains set indefinitely, even through the next sample phase until the next conversion begins. If application code is monitoring the DONE bit in any kind of software loop, the user must consider this behavior because the CPU code execution is faster than the ADC. As a result, in Manual Sample mode, particularly where the user's code is setting the SAMP bit (ADxCON1<1>), the DONE bit should also be cleared by the user application just before setting the SAMP bit.

23.3 ADC Resources

Many useful resources related to Analog-to-Digital conversion are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en554310

23.3.1 KEY RESOURCES

- Section 16. "Analog-to-Digital Converter (ADC)" (DS70621) in the "dsPIC33E/PIC24E Family Reference Manual"
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All related *"dsPIC33E/PIC24E Family Reference Manual"* Sections
- Development Tools

TABLE 29-2:	CONFIGURATION BITS DESCRIPTION					
Bit Field	Register	RTSP Effect	Description			
GSSK<1:0>	FGS	Immediate	General Segment Key bits These bits must be set to '00' if GWRP = 1 and GSS = 1. These bits must be set to '11' for any other value of the GWRP and GSS bits. Any mismatch between either the GWRP or GSS bits, and the GSSK bits (as described above), will result in code protection becoming enabled for the General Segment. A Flash bulk erase will be required to unlock the device.			
GSS	FGS	Immediate	General Segment Code-Protect bit 1 = User program memory is not code-protected 0 = User program memory is code-protected			
GWRP	FGS	Immediate	General Segment Write-Protect bit 1 = User program memory is not write-protected 0 = User program memory is write-protected			
IESO	FOSCSEL	Immediate	 Two-Speed Oscillator Start-up Enable bit 1 = Start-up device with FRC, then automatically switch to the user-selected oscillator source when ready 0 = Start-up device with user-selected oscillator source 			
FNOSC<2:0>	FOSCSEL	If clock switch is enabled, the RTSP effect is on any device Reset; otherwise, immediate	Initial Oscillator Source Selection bits 111 = Internal Fast RC (FRC) Oscillator with Postscaler 110 = Internal Fast RC (FRC) Oscillator with Divide-by-16 101 = LPRC Oscillator 100 = Secondary (LP) Oscillator 011 = Primary (XT, HS, EC) Oscillator with PLL 010 = Primary (XT, HS, EC) Oscillator 001 = Internal Fast RC (FRC) Oscillator with PLL 000 = FRC Oscillator			
FCKSM<1:0>	FOSC	Immediate	Clock Switching Mode bits 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled			
IOL1WAY	FOSC	Immediate	Peripheral Pin Select Configuration bit 1 = Allows only one reconfiguration 0 = Allows multiple reconfigurations			
OSCIOFNC	FOSC	Immediate	OSC2 Pin Function bit (except in XT and HS modes) 1 = OSC2 is the clock output 0 = OSC2 is the general purpose digital I/O pin			
POSCMD<1:0>	FOSC	Immediate	Primary Oscillator Mode Select bits 11 = Primary Oscillator is disabled 10 = HS Crystal Oscillator mode 01 = XT Crystal Oscillator mode 00 = EC (External Clock) mode			
FWDTEN	FWDT	Immediate	 Watchdog Timer Enable bit 1 = Watchdog Timer is always enabled (LPRC Oscillator cannot be disabled. Clearing the SWDTEN bit in the RCON register has no effect.) 0 = Watchdog Timer is enabled/disabled by user software (LPRC can be disabled by clearing the SWDTEN bit in the RCON register.) 			

TABLE 29-2: CONFIGURATION BITS DESCRIPTION

Note 1: BOR should always be enabled for proper operation (BOREN = 1).


2: This register can only be modified when code protection and write protection are disabled for both the General and Auxiliary Segments (APL = 1, AWRP = 1, APLK = 0, GSS = 1, GWRP = 1 and GSSK = 0).

Bit Field	Register	RTSP Effect	Description
JTAGEN	FICD	Immediate	JTAG Enable bit
			1 = JTAG is enabled
			0 = JTAG is disabled
RSTPRI	FICD		Reset Target Vector Select bit
		device Reset	1 = Device will reset to Primary Flash Reset location
			0 = Device will reset to Auxiliary Flash Reset location
ICS<1:0>	FICD	Immediate	ICD Communication Channel Select bits
			11 = Communicate on PGEC1 and PGED1
			10 = Communicate on PGEC2 and PGED2
			01 = Communicate on PGEC3 and PGED3
			00 = Reserved, do not use

TABLE 29-2: CONFIGURATION BITS DESCRIPTION (CONTINUED)

Note 1: BOR should always be enabled for proper operation (BOREN = 1).

2: This register can only be modified when code protection and write protection are disabled for both the General and Auxiliary Segments (APL = 1, AWRP = 1, APLK = 0, GSS = 1, GWRP = 1 and GSSK = 0).






TABLE 32-47:SPI2 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0) TIMING
REQUIREMENTS

АС СНА				erating erwise st mperatur	tated) e -40°	C ≤ TA ≤	V to 3.6V +85°C for Industrial +125°C for Extended		
Param.	Symbol	Symbol Characteristic ⁽¹⁾ Min. Typ. ⁽²⁾ Max. Units							
SP70	TscP	Maximum SCKx Input Frequency	—	_	15	MHz	See Note 3		
SP72	TscF	SCKx Input Fall Time	_			ns	See Parameter DO32 and Note 4		
SP73	TscR	SCKx Input Rise Time	—	—	_	ns	See Note 4		
SP30	TdoF	SDOx Data Output Fall Time	—	—	_	ns	See Note 4		
SP31	TdoR	SDOx Data Output Rise Time	—		_	ns	See Note 4		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns			
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_	_	ns			
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30			ns			
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_	_	ns			
SP50	TssL2scH, TssL2scL	SSx ↓ to SCKx ↑ or SCKx ↓ Input	120	_	_	ns			
SP51	TssH2doZ	SSx ↑ to SDOx Output, High-Impedance	10	_	50	ns	See Note 4		
SP52	TscH2ssH, TscL2ssH	SSx ↑ after SCKx Edge	1.5 TCY + 40	—	_	ns	See Note 4		

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the SCKx clock generated by the master must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.

CxRXFnSID (ECANx Acceptance Filter n
Standard Identifier) 374
CxRXFUL1 (ECANx Receive Buffer Full 1) 378
CxRXFUL2 (ECANx Receive Buffer Full 2)
CxRXMnEID (ECANx Acceptance Filter Mask n
Extended Identifier)
CxRXMnSID (ECANx Acceptance Filter Mask n
Standard Identifier)
CxRXOVF1 (ECANx Receive Buffer Overflow 1) 379
CxRXOVF2 (ECANx Receive Buffer Overflow 2) 379
CxTRmnCON (ECANx TX/RX Buffer m Control) 380
CxVEC (ECANx Interrupt Code)
DCICON1 (DCI Control 1)
DCICON2 (DCI Control 2)
DCICON3 (DCI Control 3)
DCISTAT (DCI Status)
DMAPPS (DMA Ping-Pong Status)
DMAPWC (DMA Peripheral Write Collision Status)169
DMARQC (DMA Request Collision Status)
DMACQC (DMA Request Collision Status)
DMAXCON (DMA Channel x Transfer Count)
DMAXCON (DMA Channel x Control)103 DMAxPAD (DMA Channel x Peripheral Address)167
DMAXEQ (DMA Channel x Felipheral Address) 107 DMAXREQ (DMA Channel x IRQ Select)
DMAXTLQ (DMA Channel x INQ Select)
Address A, High)
DMAxSTAL (DMA Channel x Start
Address A, Low)
DMAxSTBH (DMA Channel x Start
Address B, High)
DMAxSTBL (DMA Channel x Start
Address B, Low)
DSADRH (Most Recent DMA Data Space
DSADRH (Most Recent DMA Data Space High Address)
High Address)168
High Address)168 DSADRL (Most Recent DMA Data Space
High Address)
High Address)
High Address) 168 DSADRL (Most Recent DMA Data Space 168 Low Address) 168 DTRx (PWMx Dead-Time) 310 FCLCONx (PWMx Fault Current-Limit Control) 315 I2CxCON (I2Cx Control) 348
High Address) 168 DSADRL (Most Recent DMA Data Space 168 Low Address) 168 DTRx (PWMx Dead-Time) 310 FCLCONx (PWMx Fault Current-Limit Control) 315
High Address) 168 DSADRL (Most Recent DMA Data Space 168 DTRx (PWMx Dead-Time) 310 FCLCONx (PWMx Fault Current-Limit Control) 315 I2CxCON (I2Cx Control) 348 I2CxMSK (I2Cx Slave Mode Address Mask) 352 I2CxSTAT (I2Cx Status) 350
High Address)168DSADRL (Most Recent DMA Data Space Low Address)168DTRx (PWMx Dead-Time)310FCLCONx (PWMx Fault Current-Limit Control)315I2CxCON (I2Cx Control)348I2CxMSK (I2Cx Slave Mode Address Mask)352I2CxSTAT (I2Cx Status)350ICxCON1 (Input Capture x Control 1)283
High Address) 168 DSADRL (Most Recent DMA Data Space 168 DTRx (PWMx Dead-Time) 310 FCLCONx (PWMx Fault Current-Limit Control) 315 I2CxCON (I2Cx Control) 348 I2CxMSK (I2Cx Slave Mode Address Mask) 352 I2CxSTAT (I2Cx Status) 350
High Address)168DSADRL (Most Recent DMA Data Space Low Address)168DTRx (PWMx Dead-Time)310FCLCONx (PWMx Fault Current-Limit Control)315I2CxCON (I2Cx Control)348I2CxMSK (I2Cx Slave Mode Address Mask)352I2CxSTAT (I2Cx Status)350ICxCON1 (Input Capture x Control 1)283ICxCON2 (Input Capture x Control 2)284INDXxCNTH (Index Counter x High Word)331
High Address)168DSADRL (Most Recent DMA Data Space Low Address)168DTRx (PWMx Dead-Time)310FCLCONx (PWMx Fault Current-Limit Control)315I2CxCON (I2Cx Control)348I2CxMSK (I2Cx Slave Mode Address Mask)352I2CxSTAT (I2Cx Status)350ICxCON1 (Input Capture x Control 1)283ICxCON2 (Input Capture x Control 2)284
High Address)168DSADRL (Most Recent DMA Data Space Low Address)168DTRx (PWMx Dead-Time)310FCLCONx (PWMx Fault Current-Limit Control)315I2CxCON (I2Cx Control)348I2CxMSK (I2Cx Slave Mode Address Mask)352I2CxSTAT (I2Cx Status)350ICxCON1 (Input Capture x Control 1)283ICxCON2 (Input Capture x Control 2)284INDXxCNTH (Index Counter x High Word)331INDXxCNTL (Index Counter x Low Word)331
High Address)168DSADRL (Most Recent DMA Data Space Low Address)168DTRx (PWMx Dead-Time)310FCLCONx (PWMx Fault Current-Limit Control)315I2CxCON (I2Cx Control)348I2CxMSK (I2Cx Slave Mode Address Mask)352I2CxSTAT (I2Cx Status)350ICxCON1 (Input Capture x Control 1)283ICxCON2 (Input Capture x Control 2)284INDXxCNTH (Index Counter x High Word)331INDXxCNTL (Index Counter x Low Word)331INDXxHLD (Index Counter x Hold)332INTCON1 (Interrupt Control 1)153
High Address)168DSADRL (Most Recent DMA Data Space Low Address)168DTRx (PWMx Dead-Time)310FCLCONx (PWMx Fault Current-Limit Control)315I2CxCON (I2Cx Control)348I2CxMSK (I2Cx Slave Mode Address Mask)352I2CxSTAT (I2Cx Status)350ICxCON1 (Input Capture x Control 1)283ICxCON2 (Input Capture x Control 2)284INDXxCNTH (Index Counter x High Word)331INDXxCNTL (Index Counter x Low Word)331INDXxHLD (Index Counter x Hold)332INTCON1 (Interrupt Control 1)153INTCON2 (Interrupt Control 2)155
High Address)168DSADRL (Most Recent DMA Data Space Low Address)168DTRx (PWMx Dead-Time)310FCLCONx (PWMx Fault Current-Limit Control)315I2CxCON (I2Cx Control)348I2CxMSK (I2Cx Slave Mode Address Mask)352I2CxSTAT (I2Cx Status)350ICxCON1 (Input Capture x Control 1)283ICxCON2 (Input Capture x Control 2)284INDXxCNTH (Index Counter x High Word)331INDXxCNTL (Index Counter x Hold)332INTCON1 (Interrupt Control 1)153INTCON2 (Interrupt Control 2)155INTCON3 (Interrupt Control 3)156
High Address)168DSADRL (Most Recent DMA Data Space168DTRx (PWMx Dead-Time)310FCLCONx (PWMx Fault Current-Limit Control)315I2CxCON (I2Cx Control)348I2CxMSK (I2Cx Slave Mode Address Mask)352I2CxSTAT (I2Cx Status)350ICxCON1 (Input Capture x Control 1)283ICxCON2 (Input Capture x Control 2)284INDXxCNTH (Index Counter x High Word)331INDXxCNTL (Index Counter x Low Word)331INDXxHLD (Index Counter x Hold)332INTCON1 (Interrupt Control 1)153INTCON3 (Interrupt Control 3)156INTCON4 (Interrupt Control 4)156
High Address)168DSADRL (Most Recent DMA Data Space Low Address)168DTRx (PWMx Dead-Time)310FCLCONx (PWMx Fault Current-Limit Control)315I2CxCON (I2Cx Control)348I2CxMSK (I2Cx Slave Mode Address Mask)352I2CxSTAT (I2Cx Status)350ICxCON1 (Input Capture x Control 1)283ICxCON2 (Input Capture x Control 2)284INDXxCNTH (Index Counter x High Word)331INDXxCNTL (Index Counter x Low Word)331INDXxHLD (Index Counter x Hold)332INTCON1 (Interrupt Control 1)153INTCON3 (Interrupt Control 3)156INTCON4 (Interrupt Control 4)156INTTREG (Interrupt Control 4)157
High Address)168DSADRL (Most Recent DMA Data Space168DTRx (PWMx Dead-Time)310FCLCONx (PWMx Fault Current-Limit Control)315I2CxCON (I2Cx Control)348I2CxMSK (I2Cx Slave Mode Address Mask)352I2CxSTAT (I2Cx Status)350ICxCON1 (Input Capture x Control 1)283ICxCON2 (Input Capture x Control 2)284INDXxCNTH (Index Counter x High Word)331INDXxCNTL (Index Counter x Hold)332INTCON1 (Interrupt Control 1)153INTCON2 (Interrupt Control 2)155INTCON3 (Interrupt Control 3)156INTCON4 (Interrupt Control 4)156INTREG (Interrupt Control 4)157INTXHLDH (Interval Timer x Hold High Word)335
High Address)168DSADRL (Most Recent DMA Data Space168DTRx (PWMx Dead-Time)310FCLCONx (PWMx Fault Current-Limit Control)315I2CxCON (I2Cx Control)348I2CxMSK (I2Cx Slave Mode Address Mask)352I2CxSTAT (I2Cx Status)350ICxCON1 (Input Capture x Control 1)283ICxCON2 (Input Capture x Control 2)284INDXxCNTH (Index Counter x High Word)331INDXxCNTL (Index Counter x Hold)332INTCON1 (Interrupt Control 1)153INTCON2 (Interrupt Control 2)155INTCON3 (Interrupt Control 3)156INTCON4 (Interrupt Control 4)156INTREG (Interrupt Control 4)157INTXHLDH (Interval Timer x Hold High Word)335INTXHLDL (Interval Timer x Hold Low Word)335
High Address)168DSADRL (Most Recent DMA Data Space168DTRx (PWMx Dead-Time)310FCLCONx (PWMx Fault Current-Limit Control)315I2CxCON (I2Cx Control)348I2CxMSK (I2Cx Slave Mode Address Mask)352I2CxSTAT (I2Cx Status)350ICxCON1 (Input Capture x Control 1)283ICxCON2 (Input Capture x Control 2)284INDXxCNTH (Index Counter x High Word)331INDXxCNTL (Index Counter x Hold)332INTCON1 (Interrupt Control 1)153INTCON2 (Interrupt Control 2)155INTCON3 (Interrupt Control 3)156INTCON4 (Interrupt Control 4)156INTTREG (Interrupt Control 4)156INTREG (Interrupt Control 4)335INTXHLDH (Interval Timer x Hold Low Word)335INTXHRH (Interval Timer x High Word)334
High Address)168DSADRL (Most Recent DMA Data Space168DTRx (PWMx Dead-Time)310FCLCONx (PWMx Fault Current-Limit Control)315I2CxCON (I2Cx Control)348I2CxMSK (I2Cx Slave Mode Address Mask)352I2CxSTAT (I2Cx Status)350ICxCON1 (Input Capture x Control 1)283ICxCON2 (Input Capture x Control 2)284INDXxCNTH (Index Counter x High Word)331INDXxCNTL (Index Counter x Low Word)331INDXxCNTL (Interrupt Control 1)153INTCON1 (Interrupt Control 2)155INTCON3 (Interrupt Control 3)156INTCON4 (Interrupt Control 4)156INTTREG (Interrupt Control 4)156INTREG (Interrupt Control 4)335INTXHLDH (Interval Timer x Hold High Word)335INTXHLDL (Interval Timer x High Word)334INTXTMRH (Interval Timer x Low Word)334
High Address)168DSADRL (Most Recent DMA Data Space Low Address)168DTRx (PWMx Dead-Time)310FCLCONx (PWMx Fault Current-Limit Control)315I2CxCON (I2Cx Control)348I2CxMSK (I2Cx Slave Mode Address Mask)352I2CxSTAT (I2Cx Status)350ICxCON1 (Input Capture x Control 1)283ICxCON2 (Input Capture x Control 2)284INDXxCNTL (Index Counter x High Word)331INDXxCNTL (Index Counter x Hold)332INTCON1 (Interrupt Control 1)153INTCON2 (Interrupt Control 2)155INTCON3 (Interrupt Control 3)156INTCON4 (Interrupt Control 4)156INTREG (Interrupt Control 4)157INTXHLDH (Interval Timer x Hold High Word)335INTXHLDL (Interval Timer x Hold Low Word)335INTXTMRH (Interval Timer x Low Word)335INTXTMRH (Interval Timer x High Word)335INTXTMRH (Interval Timer x Low Word)335INTXTMRH (Interval Timer x Low Word)335IOCONx (PWMx I/O Control)312
High Address)168DSADRL (Most Recent DMA Data Space Low Address)168DTRx (PWMx Dead-Time)310FCLCONx (PWMx Fault Current-Limit Control)315I2CxCON (I2Cx Control)348I2CxMSK (I2Cx Slave Mode Address Mask)352I2CxSTAT (I2Cx Status)350ICxCON1 (Input Capture x Control 1)283ICxCON2 (Input Capture x Control 2)284INDXxCNTH (Index Counter x High Word)331INDXxCNTL (Index Counter x Hold)332INTCON1 (Interrupt Control 1)153INTCON1 (Interrupt Control 2)155INTCON3 (Interrupt Control 3)156INTCON4 (Interrupt Control 4)157INTxHLDH (Interval Timer x Hold High Word)335INTXTMRH (Interval Timer x Hold Low Word)335INTXTMRH (Interval Timer x Low Word)335INTXTMRH (Interval Timer x Hold Low Word)335INTXTMRH (Interval Timer x Hold Low Word)335IOCONx (PWMx I/O Control)312LEBCONx (Leading-Edge Blanking Control)317
High Address)168DSADRL (Most Recent DMA Data Space Low Address)168DTRx (PWMx Dead-Time)310FCLCONx (PWMx Fault Current-Limit Control)315I2CxCON (I2Cx Control)348I2CxMSK (I2Cx Slave Mode Address Mask)352I2CxSTAT (I2Cx Status)350ICxCON1 (Input Capture x Control 1)283ICxCON2 (Input Capture x Control 2)284INDXxCNTL (Index Counter x High Word)331INDXxCNTL (Index Counter x Hold)332INTCON1 (Interrupt Control 1)153INTCON2 (Interrupt Control 2)155INTCON3 (Interrupt Control 3)156INTCON3 (Interrupt Control 4)157INTXHLDH (Interval Timer x Hold High Word)335INTXHLDL (Interval Timer x Hold Low Word)335INTXTMRH (Interval Timer x High Word)335INTXTMRH (Interval Timer x High Word)335INTXTMRL (Interval Timer x High Word)335IOCONx (PWMx I/O Control)312LEBCONx (Leading-Edge Blanking Control)317LEBDLYx (Leading-Edge Blanking Delay x)318
High Address)168DSADRL (Most Recent DMA Data Space168DTRx (PWMx Dead-Time)310FCLCONx (PWMx Fault Current-Limit Control)315I2CxCON (I2Cx Control)348I2CxMSK (I2Cx Slave Mode Address Mask)352I2CxSTAT (I2Cx Status)350ICxCON1 (Input Capture x Control 1)283ICxCON2 (Input Capture x Control 2)284INDXxCNTH (Index Counter x High Word)331INDXxCNTL (Index Counter x Hold)332INTCON1 (Interrupt Control 1)153INTCON2 (Interrupt Control 2)155INTCON3 (Interrupt Control 3)156INTCON4 (Interrupt Control 4)156INTREG (Interrupt Control 4)156INTREG (Interrupt Control 4)335INTALLDH (Interval Timer x Hold High Word)335INTXHLDH (Interval Timer x Hold Low Word)335INTXMRH (Interval Timer x High Word)335IOCONx (PWMx I/O Control)312LEBCONx (Leading-Edge Blanking Control)317LEBDLYx (Leading-Edge Blanking Delay x)318MDC (PWM Master Duty Cycle)304
High Address)168DSADRL (Most Recent DMA Data Space Low Address)168DTRx (PWMx Dead-Time)310FCLCONx (PWMx Fault Current-Limit Control)315I2CxCON (I2Cx Control)348I2CxMSK (I2Cx Slave Mode Address Mask)352I2CxSTAT (I2Cx Status)350ICxCON1 (Input Capture x Control 1)283ICxCON2 (Input Capture x Control 2)284INDXxCNTH (Index Counter x High Word)331INDXxCNTL (Index Counter x Hold)332INTCON1 (Interrupt Control 1)153INTCON1 (Interrupt Control 2)155INTCON3 (Interrupt Control 3)156INTCON3 (Interrupt Control 4)157INTxHLDH (Interval Timer x Hold High Word)335INTXTMRL (Interval Timer x Hold Low Word)335INTXTMRH (Interval Timer x Hold Low Word)335IOCONx (PWMx I/O Control)312LEBCONx (Leading-Edge Blanking Control)317LEBDLYx (Leading-Edge Blanking Delay x)318MDC (PWM Master Duty Cycle)304NVMADR (Nonvolatile Memory Address)139
High Address)168DSADRL (Most Recent DMA Data Space168DTRx (PWMx Dead-Time)310FCLCONx (PWMx Fault Current-Limit Control)315I2CxCON (I2Cx Control)348I2CxMSK (I2Cx Slave Mode Address Mask)352I2CxSTAT (I2Cx Status)350ICxCON1 (Input Capture x Control 1)283ICxCON2 (Input Capture x Control 2)284INDXxCNTH (Index Counter x High Word)331INDXxCNTL (Index Counter x Low Word)331INDXxCNTL (Index Counter x Hold)332INTCON1 (Interrupt Control 1)153INTCON2 (Interrupt Control 2)155INTCON3 (Interrupt Control 3)156INTCON4 (Interrupt Control 4)156INTREG (Interrupt Control 4)335INTALLDH (Interval Timer x Hold High Word)335INTXHLDH (Interval Timer x Hold Low Word)335INTXMRH (Interval Timer x High Word)335INTXMRH (Interval Timer x High Word)335INTXTMRH (Interval Timer x High Word)335INTXMRH (Interval Timer x Low Word)335INTXMRH (Interval Timer x Low Word)335INTXMRH (Interval Timer x Low Word)335INTAMRH (Interval Timer x Low Word)335INTAMRH (Interval Timer x Low Word)335INTAMRH (Interval Timer x Low Word)335INTAMR (N
High Address)168DSADRL (Most Recent DMA Data Space168DTRx (PWMx Dead-Time)310FCLCONx (PWMx Fault Current-Limit Control)315I2CxCON (I2Cx Control)348I2CxMSK (I2Cx Slave Mode Address Mask)352I2CxSTAT (I2Cx Status)350ICxCON1 (Input Capture x Control 1)283ICxCON2 (Input Capture x Control 2)284INDXxCNTH (Index Counter x High Word)331INDXxCNTL (Index Counter x Hold)332INTCON1 (Interrupt Control 1)153INTCON2 (Interrupt Control 2)155INTCON3 (Interrupt Control 3)156INTCON3 (Interrupt Control 4)156INTREG (Interrupt Control 4)156INTREG (Interrupt Control 4)335INTALDH (Interval Timer x Hold High Word)335INTXHLDH (Interval Timer x Hold Low Word)335INTXMRH (Interval Timer x Low Word)335IOCONx (PWMx I/O Control)312LEBDCNx (Leading-Edge Blanking Control)317LEBDLYx (Leading-Edge Blanking Control)318MDC (PWM Master Duty Cycle)304NVMADRU (Nonvolatile Memory139Upper Address)139
High Address)168DSADRL (Most Recent DMA Data Space168DTRx (PWMx Dead-Time)310FCLCONx (PWMx Fault Current-Limit Control)315I2CxCON (I2Cx Control)348I2CxMSK (I2Cx Slave Mode Address Mask)352I2CxSTAT (I2Cx Status)350ICxCON1 (Input Capture x Control 1)283ICxCON2 (Input Capture x Control 2)284INDXxCNTH (Index Counter x High Word)331INDXxCNTL (Index Counter x Low Word)331INDXxCNTL (Index Counter x Hold)332INTCON1 (Interrupt Control 1)153INTCON2 (Interrupt Control 2)155INTCON3 (Interrupt Control 3)156INTCON4 (Interrupt Control 3)156INTTREG (Interrupt Control and Status)157INTxHLDH (Interval Timer x Hold High Word)335INTXMRH (Interval Timer x Hold Low Word)335INTXMRH (Interval Timer x Low Word)335IOCONx (PWMx I/O Control)312LEBCONx (Leading-Edge Blanking Control)317LEBDLYx (Leading-Edge Blanking Control)318MDC (PWM Master Duty Cycle)304NVMADRU (Nonvolatile Memory305Upper Address)139NVMCON (Nonvolatile Memory (NVM) Control)138
High Address)168DSADRL (Most Recent DMA Data Space168DTRx (PWMx Dead-Time)310FCLCONx (PWMx Fault Current-Limit Control)315I2CxCON (I2Cx Control)348I2CxMSK (I2Cx Slave Mode Address Mask)352I2CxSTAT (I2Cx Status)350ICxCON1 (Input Capture x Control 1)283ICxCON2 (Input Capture x Control 2)284INDXxCNTH (Index Counter x High Word)331INDXxCNTL (Index Counter x Hold)332INTCON1 (Interrupt Control 1)153INTCON2 (Interrupt Control 2)155INTCON3 (Interrupt Control 3)156INTCON3 (Interrupt Control 4)156INTREG (Interrupt Control 4)156INTREG (Interrupt Control 4)335INTALDH (Interval Timer x Hold High Word)335INTXHLDH (Interval Timer x Hold Low Word)335INTXMRH (Interval Timer x Low Word)335IOCONx (PWMx I/O Control)312LEBDCNx (Leading-Edge Blanking Control)317LEBDLYx (Leading-Edge Blanking Control)318MDC (PWM Master Duty Cycle)304NVMADRU (Nonvolatile Memory139Upper Address)139

OCxCON2 (Output Compare x Control 2)	291
OSCCON (Oscillator Control)	
OSCTUN (FRC Oscillator Tuning)	
PADCFG1 (Pad Configuration Control) 454,	
PDCx (PWMx Generator Duty Cycle)	
PHASEx (PWMx Primary Phase Shift)	308
PLLFBD (PLL Feedback Divisor)	
PMADDR (Parallel Master Port Address)	473
PMAEN (Parallel Master Port Address Enable)	474
PMCON (Parallel Master Port Control)	469
PMD1 (Peripheral Module Disable Control 1)	
PMD2 (Peripheral Module Disable Control 2)	
PMD3 (Peripheral Module Disable Control 3)	198
PMD4 (Peripheral Module Disable Control 4)	
PMD5 (Peripheral Module Disable Control 5)	
PMD6 (Peripheral Module Disable Control 6)	
PMD7 (Peripheral Module Disable Control 7)	
PMMODE (Parallel Master Port Mode)	
PMSTAT (Parallel Master Port Status)	
POSxCNTH (Position Counter x High Word)	
POSxCNTL (Position Counter x Low Word)	
POSxHLD (Position Counter x Hold)	
PTCON (PWM Time Base Control)	297
PTCON2 (Primary Master Clock	
Divider Select 2)	
PTPER (Primary Master Time Base Period)	
PWMCAPx (Primary PWMx Time Base Capture)	
PWMCONx (PWMx Control) QEIxCON (QEIx Control)	
QEIXCON (QEIX CONTO) QEIXGECH (QEIX Greater Than or Equal Compare	324
High Word)	334
QEIxGECL (QEIx Greater Than or Equal Compare	004
GEIXOLOL (GEIX OFCICIO THUI OF LQUUI COMPUTE	
Low Word)	334
Low Word) QEIxICH (QEIx Initialization/Capture High Word)	. 334 332
QEIxICH (QEIx Initialization/Capture High Word)	332
QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word)	332 332
QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxIOC (QEIx I/O Control)	332 332
QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxIOC (QEIx I/O Control) QEIxLECH (QEIx Less Than or Equal Compare	332 332 326
QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxIOC (QEIx I/O Control) QEIxLECH (QEIx Less Than or Equal Compare High Word) QEIxLECL (QEIx Less Than or Equal Compare	332 332 326 . 333
QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxIOC (QEIx I/O Control) QEIxLECH (QEIx Less Than or Equal Compare High Word) QEIxLECL (QEIx Less Than or Equal Compare Low Word)	332 332 326 . 333 . 333
QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxIOC (QEIx I/O Control) QEIxLECH (QEIx Less Than or Equal Compare High Word) QEIxLECL (QEIx Less Than or Equal Compare Low Word) QEIxSTAT (QEIx Status)	332 332 326 . 333 . 333
QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxIOC (QEIx I/O Control) QEIxLECH (QEIx Less Than or Equal Compare High Word) QEIxLECL (QEIx Less Than or Equal Compare Low Word) QEIxSTAT (QEIx Status) RCFGCAL (RTCC Calibration and	332 332 326 . 333 . 333 328
QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxIOC (QEIx I/O Control) QEIxLECH (QEIx Less Than or Equal Compare High Word) QEIxLECL (QEIx Less Than or Equal Compare Low Word) QEIxSTAT (QEIx Status) RCFGCAL (RTCC Calibration and Configuration)	332 332 326 . 333 . 333 328 452
QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxIOC (QEIx I/O Control) QEIxLECH (QEIx Less Than or Equal Compare High Word) QEIxLECL (QEIx Less Than or Equal Compare Low Word) QEIxSTAT (QEIx Status) RCFGCAL (RTCC Calibration and Configuration) RCON (Reset Control)	332 332 326 . 333 . 333 328 452 143
QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxIOC (QEIx I/O Control) QEIxLECH (QEIx Less Than or Equal Compare High Word) QEIxLECL (QEIx Less Than or Equal Compare Low Word) QEIxSTAT (QEIx Status) RCFGCAL (RTCC Calibration and Configuration) RCON (Reset Control) REFOCON (Reference Oscillator Control)	332 332 326 . 333 . 333 328 452 143 190
 QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxIOC (QEIx I/O Control) QEIxLECH (QEIx Less Than or Equal Compare High Word) QEIxLECL (QEIx Less Than or Equal Compare Low Word) QEIxSTAT (QEIx Status) RCFGCAL (RTCC Calibration and Configuration) RCON (Reset Control) REFOCON (Reference Oscillator Control) RPINR0 (Peripheral Pin Select Input 0) 	332 332 326 . 333 . 333 328 452 143 190 220
 QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxIOC (QEIx I/O Control) QEIxLECH (QEIx Less Than or Equal Compare High Word) QEIxLECL (QEIx Less Than or Equal Compare Low Word) QEIxSTAT (QEIx Status) RCFGCAL (RTCC Calibration and Configuration) RCON (Reset Control) REFOCON (Reference Oscillator Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) 	332 326 . 333 . 333 328 452 143 190 220 221
 QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxIOC (QEIx I/O Control) QEIxLECH (QEIx Less Than or Equal Compare High Word) QEIxLECL (QEIx Less Than or Equal Compare Low Word) QEIxSTAT (QEIx Status) RCFGCAL (RTCC Calibration and Configuration) RCON (Reset Control) REFOCON (Reference Oscillator Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) 	332 326 . 333 . 333 328 452 143 190 220 221 230
 QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxIOC (QEIx I/O Control) QEIxLECH (QEIx Less Than or Equal Compare High Word) QEIxLECL (QEIx Less Than or Equal Compare Low Word) QEIxSTAT (QEIx Status) RCFGCAL (RTCC Calibration and Configuration) RCON (Reset Control) REFOCON (Reference Oscillator Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR11 (Peripheral Pin Select Input 1) 	332 332 326 . 333 . 333 328 452 143 190 220 221 230 221 230
 QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxIOC (QEIx I/O Control) QEIxLECH (QEIx Less Than or Equal Compare High Word) QEIxLECL (QEIx Less Than or Equal Compare Low Word) QEIxSTAT (QEIx Status) RCFGCAL (RTCC Calibration and Configuration) RCON (Reset Control) REFOCON (Reference Oscillator Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR10 (Peripheral Pin Select Input 10) RPINR11 (Peripheral Pin Select Input 11) RPINR12 (Peripheral Pin Select Input 12) 	332 332 326 . 333 328 452 143 190 220 221 230 231 232
 QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxIOC (QEIx I/O Control) QEIxLECH (QEIx Less Than or Equal Compare High Word) QEIxLECL (QEIx Less Than or Equal Compare Low Word) QEIxSTAT (QEIx Status) RCFGCAL (RTCC Calibration and Configuration) RCON (Reset Control) REFOCON (Reference Oscillator Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR10 (Peripheral Pin Select Input 10) RPINR11 (Peripheral Pin Select Input 11) RPINR12 (Peripheral Pin Select Input 12) RPINR13 (Peripheral Pin Select Input 13) 	332 332 326 . 333 328 452 143 190 221 230 221 230 231 232 233
 QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxIOC (QEIx I/O Control) QEIxLECH (QEIx Less Than or Equal Compare High Word) QEIxLECL (QEIx Less Than or Equal Compare Low Word) QEIxSTAT (QEIx Status) RCFGCAL (RTCC Calibration and Configuration) RCON (Reset Control) REFOCON (Reference Oscillator Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR10 (Peripheral Pin Select Input 10) RPINR11 (Peripheral Pin Select Input 11) RPINR12 (Peripheral Pin Select Input 12) RPINR13 (Peripheral Pin Select Input 13) RPINR14 (Peripheral Pin Select Input 14) 	 332 332 326 333 328 452 143 190 220 221 230 231 232 233 234
 QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxIOC (QEIx I/O Control) QEIxLECH (QEIx Less Than or Equal Compare High Word) QEIxLECL (QEIx Less Than or Equal Compare Low Word) QEIxSTAT (QEIx Status) RCFGCAL (RTCC Calibration and Configuration) RCON (Reset Control) REFOCON (Reference Oscillator Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR10 (Peripheral Pin Select Input 10) RPINR11 (Peripheral Pin Select Input 11) RPINR12 (Peripheral Pin Select Input 12) RPINR13 (Peripheral Pin Select Input 13) RPINR14 (Peripheral Pin Select Input 14) 	 332 332 326 333 328 452 143 190 220 221 230 231 232 233 234 235
 QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxIOC (QEIx I/O Control) QEIxLECH (QEIx Less Than or Equal Compare High Word) QEIxLECL (QEIx Less Than or Equal Compare Low Word) QEIxSTAT (QEIx Status) RCFGCAL (RTCC Calibration and Configuration) RCON (Reset Control) REFOCON (Reference Oscillator Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR1 (Peripheral Pin Select Input 10) RPINR11 (Peripheral Pin Select Input 11) RPINR12 (Peripheral Pin Select Input 12) RPINR13 (Peripheral Pin Select Input 13) RPINR14 (Peripheral Pin Select Input 14) RPINR15 (Peripheral Pin Select Input 15) 	332 332 326 .333 328 452 143 190 220 221 230 231 232 233 234 235 236
 QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxIOC (QEIx I/O Control) QEIxLECH (QEIx Less Than or Equal Compare High Word) QEIxLECL (QEIx Less Than or Equal Compare Low Word) QEIxSTAT (QEIx Status) RCFGCAL (RTCC Calibration and Configuration) RCON (Reset Control) REFOCON (Reference Oscillator Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR1 (Peripheral Pin Select Input 1) RPINR11 (Peripheral Pin Select Input 1) RPINR12 (Peripheral Pin Select Input 12) RPINR13 (Peripheral Pin Select Input 13) RPINR14 (Peripheral Pin Select Input 14) RPINR15 (Peripheral Pin Select Input 15) RPINR16 (Peripheral Pin Select Input 16) 	332 332 326 .333 328 452 143 190 220 221 230 231 232 233 234 235 236 237
 QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxIOC (QEIx I/O Control) QEIxLECH (QEIx Less Than or Equal Compare High Word) QEIxLECL (QEIx Less Than or Equal Compare Low Word) QEIxSTAT (QEIx Status) RCFGCAL (RTCC Calibration and Configuration) RCON (Reset Control) REFOCON (Reference Oscillator Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR1 (Peripheral Pin Select Input 1) RPINR11 (Peripheral Pin Select Input 1) RPINR12 (Peripheral Pin Select Input 12) RPINR13 (Peripheral Pin Select Input 13) RPINR14 (Peripheral Pin Select Input 14) RPINR15 (Peripheral Pin Select Input 15) RPINR16 (Peripheral Pin Select Input 16) 	332 332 333 333 333 328 452 143 190 220 221 230 231 232 233 234 235 236 237 238
 QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxIOC (QEIx I/O Control) QEIxLECH (QEIx Less Than or Equal Compare High Word) QEIxLECL (QEIx Less Than or Equal Compare Low Word) QEIxSTAT (QEIx Status) RCFGCAL (RTCC Calibration and Configuration) RCON (Reset Control) REFOCON (Reference Oscillator Control) RPINR0 (Peripheral Pin Select Input 0) RPINR1 (Peripheral Pin Select Input 1) RPINR1 (Peripheral Pin Select Input 1) RPINR1 (Peripheral Pin Select Input 1) RPINR12 (Peripheral Pin Select Input 12) RPINR13 (Peripheral Pin Select Input 13) RPINR14 (Peripheral Pin Select Input 14) RPINR15 (Peripheral Pin Select Input 15) RPINR16 (Peripheral Pin Select Input 16) RPINR16 (Peripheral Pin Select Input 17) RPINR16 (Peripheral Pin Select Input 16) 	332 332 333 333 333 328 452 143 190 220 221 230 231 232 233 234 235 236 237 238 239
 QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxIOC (QEIx I/O Control) QEIxLECH (QEIx Less Than or Equal Compare High Word) QEIxLECL (QEIx Less Than or Equal Compare Low Word) QEIxSTAT (QEIx Status). RCFGCAL (RTCC Calibration and Configuration). RCON (Reset Control) RPINR0 (Peripheral Pin Select Input 0) RPINR10 (Peripheral Pin Select Input 10) RPINR11 (Peripheral Pin Select Input 11) RPINR12 (Peripheral Pin Select Input 12) RPINR13 (Peripheral Pin Select Input 13) RPINR14 (Peripheral Pin Select Input 14) RPINR15 (Peripheral Pin Select Input 15) RPINR16 (Peripheral Pin Select Input 15) RPINR17 (Peripheral Pin Select Input 17) RPINR18 (Peripheral Pin Select Input 17) RPINR19 (Peripheral Pin Select Input 17) 	332 332 333 333 328 452 143 190 220 231 232 233 234 235 234 235 236 237 238 239 222
 QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxICC (QEIx I/O Control) QEIxLECH (QEIx Less Than or Equal Compare High Word) QEIxLECL (QEIx Less Than or Equal Compare Low Word) QEIxSTAT (QEIx Status). RCFGCAL (RTCC Calibration and Configuration) RCON (Reset Control) RPINR0 (Peripheral Pin Select Input 0) RPINR11 (Peripheral Pin Select Input 10) RPINR11 (Peripheral Pin Select Input 10) RPINR12 (Peripheral Pin Select Input 11) RPINR13 (Peripheral Pin Select Input 12) RPINR14 (Peripheral Pin Select Input 13) RPINR15 (Peripheral Pin Select Input 14) RPINR16 (Peripheral Pin Select Input 15) RPINR17 (Peripheral Pin Select Input 16) RPINR18 (Peripheral Pin Select Input 17) RPINR19 (Peripheral Pin Select Input 16) RPINR19 (Peripheral Pin Select Input 17) RPINR19 (Peripheral Pin Select Input 18) RPINR19 (Peripheral Pin Select Input 2) 	332 332 333 333 333 452 143 190 220 231 232 233 234 235 236 237 238 239 222 240
 QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxICC (QEIx I/O Control) QEIxLECH (QEIx Less Than or Equal Compare High Word) QEIxLECL (QEIx Less Than or Equal Compare Low Word) QEIxSTAT (QEIx Status). RCFGCAL (RTCC Calibration and Configuration). RCON (Reset Control) RPINR0 (Peripheral Pin Select Input 0) RPINR10 (Peripheral Pin Select Input 10) RPINR11 (Peripheral Pin Select Input 11) RPINR12 (Peripheral Pin Select Input 12) RPINR13 (Peripheral Pin Select Input 13) RPINR14 (Peripheral Pin Select Input 15) RPINR15 (Peripheral Pin Select Input 15) RPINR16 (Peripheral Pin Select Input 16) RPINR17 (Peripheral Pin Select Input 17) RPINR18 (Peripheral Pin Select Input 18) RPINR19 (Peripheral Pin Select Input 19) RPINR19 (Peripheral Pin Select Input 10) RPINR16 (Peripheral Pin Select Input 12) RPINR17 (Peripheral Pin Select Input 14) RPINR18 (Peripheral Pin Select Input 15) RPINR19 (Peripheral Pin Select Input 16) RPINR19 (Peripheral Pin Select Input 17) RPINR19 (Peripheral Pin Select Input 18) RPINR19 (Peripheral Pin Select Input 2) RPINR20 (Peripheral Pin Select Input 2) 	332 332 332 333 333 328 452 143 190 220 221 230 231 232 233 234 235 236 237 238 239 222 240 241
 QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxICC (QEIx I/O Control)	 332 332 333 333 328 452 143 190 220 221 230 231 232 233 234 235 236 237 238 239 222 240 241 241
 QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxICC (QEIx I/O Control) QEIxLECH (QEIx Less Than or Equal Compare High Word) QEIxLECL (QEIx Less Than or Equal Compare Low Word) QEIxSTAT (QEIx Status). RCFGCAL (RTCC Calibration and Configuration). RCON (Reset Control) RPINR0 (Peripheral Pin Select Input 0) RPINR10 (Peripheral Pin Select Input 10) RPINR11 (Peripheral Pin Select Input 11) RPINR12 (Peripheral Pin Select Input 12) RPINR13 (Peripheral Pin Select Input 13) RPINR14 (Peripheral Pin Select Input 15) RPINR15 (Peripheral Pin Select Input 15) RPINR16 (Peripheral Pin Select Input 16) RPINR17 (Peripheral Pin Select Input 17) RPINR18 (Peripheral Pin Select Input 18) RPINR19 (Peripheral Pin Select Input 19) RPINR18 (Peripheral Pin Select Input 17) RPINR19 (Peripheral Pin Select Input 17) RPINR19 (Peripheral Pin Select Input 17) RPINR19 (Peripheral Pin Select Input 12) RPINR19 (Peripheral Pin Select Input 12) RPINR19 (Peripheral Pin Select Input 16) RPINR19 (Peripheral Pin Select Input 17) RPINR19 (Peripheral Pin Select Input 2) RPINR20 (Peripheral Pin Select Input 2) 	332 332 332 333 328 452 143 190 220 231 230 231 232 233 234 235 236 237 238 239 222 240 241 241 242
 QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxIOC (QEIx I/O Control)	332 332 332 333 333 328 452 143 190 220 221 230 231 232 233 234 235 236 237 238 239 222 240 241 241 242 243 244
 QEIxICH (QEIx Initialization/Capture High Word) QEIxICL (QEIx Initialization/Capture Low Word) QEIxICC (QEIx I/O Control)	332 332 332 333 333 328 452 143 190 220 221 230 231 232 233 234 235 236 237 238 239 222 240 241 241 242 243 244