

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

| Product Status | Obsolete |
|----------------------------|---|
| Core Processor | PIC |
| Core Size | 16-Bit |
| Speed | 60 MIPs |
| Connectivity | CANbus, I ² C, IrDA, LINbus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, DMA, POR, PWM, WDT |
| Number of I/O | 53 |
| Program Memory Size | 512KB (170K x 24) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 24K x 16 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V |
| Data Converters | A/D 24x10/12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-TQFP |
| Supplier Device Package | 64-TQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic24ep512gp806t-e-pt |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

dsPIC33EPXXX(GP/MC/MU)806/810/814 and PIC24EPXXX(GP/GU)810/814

| | | | | GU810 GU810 | | | | | | | |
|-------------------------|---|---|---|---|---|---|---|--|---|--|--|
| 1 2 3 4 5 6 7 8 9 10 11 | | | | | | | | | | | |
| O RE4 | O RE3 | RG13 | O RE0 | RG0 | RF1 | O Vdd | NC | RD12 | RD2 | RD1 | |
| NC | RG15 | O RE2 | O RE1 | O RA7 | RF0 | O VCAP | RD5 | RD3 | ⊖ Vss | O RC14 | |
| O RE6 | | RG12 | RG14 | O RA6 | NC | O RD7 | RD4 | NC | O RC13 | RD11 | |
| O RC1 | O RE7 | O RE5 | NC | NC | NC | O RD6 | RD13 | RD0 | NC | RD10 | |
| O RC4 | O RC3 | O RG6 | O RC2 | NC | RG1 | NC | RA15 | RD8 | RD9 | R A14 | |
| MCLR | O RG8 | O RG9 | O RG7 | ⊖ Vss | NC | NC | O Vdd | O RC12 | ⊖ Vss | O RC15 | |
| O RE8 | O RE9 | RA0 | NC | | ⊖ Vss | ⊖ Vss | NC | RA5 | RA3 | RA4 | |
| O RB5 | O RB4 | NC | NC | NC | O Vdd | NC | V BUS | UUSB3V3 | O RG2 | RA2 | |
| O RB3 | O RB2 | O RB7 | O AVDD | O RB11 | RA1 | O RB12 | NC | NC | RF8 | O RG3 | |
| O RB1 | O RB0 | O RA10 | O RB8 | NC | RF12 | O RB14 | O VDD | RD15 | RF3 | RF2 | |
| O RB6 | O RA9 | O AVss | O RB9 | O RB10 | RF13 | O RB13 | O RB15 | RD14 | RF4 | RF5 | |
| | 1 RE4 NC RE6 C RC1 C RC4 MCLR C RC4 MCLR C RE8 C RB5 C RB5 C RB5 C RB5 C RB1 C RB6 | 1 2 RE4 RE3 RE4 RE3 RE6 Vob RE6 Vob RE7 0 RC1 RE7 RC4 RC3 RC5 RC4 RC4 RC3 RC5 RE9 RE5 RE4 RB5 RE4 RB6 RB9 | 123RE4RE3RG13RC4RG15RE2RC1RC1RG12RC1RE7RG12RC1RE7RG5RC4RC3RG6RE8RE9RA0RB5RB4NCRB3RB2RB7RB6RA9Avss | 1234RE4RE3RG13RE0NCRG15RE2RE1NCRG15RE2RE1RE6VDDRG12RG14RC1RE7RE5NCRC4RC3RG6RC2RC4RG8RG9RG7RE8RE9RA0NCRB5RB4NCNCRB1RB0RA10RB8RB6RA9AVSSRB9 | 1 2 3 4 5 RE4 RE3 RG13 RE0 RG0 NC RG15 RE2 RE1 RA7 NC RG15 RE2 RE1 RA7 RE6 VDD RG12 RG14 RA6 RC1 RE7 RE5 NC NC RC4 RC3 RG6 RC2 NC MCLR RG8 RG9 Q Q RE8 RE9 RA0 Q Q RE8 RE9 RA0 Q Q RB5 RB4 NC NC NC RB3 RB2 RB7 AVDD RB11 RB1 RB0 RA10 RB8 NC RB6 RA9 AVSS RB9 RB10 | 1 2 3 4 5 6 RE4 RE3 RG13 RE0 RG0 RF1 NC RG15 RE2 RE1 RA7 RF0 NC RG15 RE2 RE1 RA7 RF0 RE6 VDD RG12 RG14 RA6 NC RC1 RE7 RE5 NC NC NC RC4 RC3 RG6 RC2 NC RG1 MCLR RG8 RG9 RG7 Vss NC MCLR RG8 RG9 RG7 Vss NC RE8 RE9 RA0 NC VDD Vss RB5 RB4 NC NC NC VDD RB1 RB0 RA10 RB8 NC RF12 RB6 RA9 AVss RB9 RB10 RF13 | PIC24EP512GU810 1 2 3 4 5 6 7 RE4 RE3 RG13 RE0 RG0 RF1 VDD NC RG15 RE2 RE1 RA7 RF0 O NC RG15 RE2 RE1 RA7 RF0 O RE6 VDD RG12 RG14 RA6 NC RD7 RE6 VDD RG12 RG14 RA6 NC RD7 RC1 RE7 RE5 NC NC NC RD6 RC4 RC3 RG6 RC2 NC NC RD1 MCLIR RG8 RG9 RG7 Vss NC NC MCLIR RG8 RG9 RG7 Vss NC NC RE8 RE9 RA0 NC NC NC NC RB3 RB2 RB4 NC NC NC NC NC RB3 RB2 RB7 AVDD RB11 RA1 RB12 | I Z 3 4 5 6 7 8 RE4 RE3 RG13 RE0 RG0 RF1 VDD NC NC RG15 RE2 RE1 RA7 RF0 VCAP RD5 RE6 VDD RG12 RG14 RA6 NC RD7 RD4 RE6 VDD RG12 RG14 RA6 NC RD7 RD4 RC1 RE7 RE5 NC NC RD6 RD7 RD4 RC1 RE7 RE5 NC NC NC RD6 RD13 RC1 RE7 RE5 NC NC NC RD6 RD13 RC4 RC3 RG6 RC2 NC NC RD6 RD13 MCLR RG8 RG9 RG7 Vss NC NC NC NC MCLR RB8 RG9 RG7 Vss NC NC NC NC MCLR RB8 RB9 RB11 RA1 RB12 NC <td>1 2 3 4 5 6 7 8 9 RE4 RE3 RG13 RE0 RG0 RF1 VDD NC RD12 NC RG15 RE2 RE1 RA7 RF0 Q RD5 RD3 NC RG15 RE2 RE1 RA7 RF0 Q RD5 RD3 RE6 VD0 RG12 RE14 RA6 NC RD7 RD4 NC RC1 RE7 RE5 NC NC NC RD13 RD0 RC1 RE7 RE5 NC NC NC RD6 RD13 RD0 RC1 RE7 RE5 NC NC NC RD6 RD13 RD0 RC4 RC3 RG6 RC2 NC NC RG1 NC RD3 Q MCLR RG8 RG9 RG7 Vss NC NC NC RD3 Q Q MCLR RB8 RE9 RA0 NC NC NC</td> <td>I Z 3 4 5 6 7 8 9 10 RE4 RE3 RG13 RE0 RG0 RF1 VDD NC RD12 RD2 NC RG15 RE2 RE1 RA7 RF0 VCAP RD5 RD3 VSS NC RG15 RE2 RE1 RA7 RF0 VCAP RD5 RD3 VSS RE6 VDD RG12 RG14 RA6 NC RD7 RD4 NC RC13 RC1 RE7 RE5 NC NC NC RD6 RD13 RD0 NC RC1 RE7 RE5 NC NC NC RD6 RD13 RD0 NC RC4 RC3 RG6 RC2 NC RG1 NC RA15 RD8 RD9 MCLR RG8 RG9 RG7 VSS NC NC NC RD3 VSS MCLR RG8 RG9 RG7 VSS NC NC RD3 QD3</td> | 1 2 3 4 5 6 7 8 9 RE4 RE3 RG13 RE0 RG0 RF1 VDD NC RD12 NC RG15 RE2 RE1 RA7 RF0 Q RD5 RD3 NC RG15 RE2 RE1 RA7 RF0 Q RD5 RD3 RE6 VD0 RG12 RE14 RA6 NC RD7 RD4 NC RC1 RE7 RE5 NC NC NC RD13 RD0 RC1 RE7 RE5 NC NC NC RD6 RD13 RD0 RC1 RE7 RE5 NC NC NC RD6 RD13 RD0 RC4 RC3 RG6 RC2 NC NC RG1 NC RD3 Q MCLR RG8 RG9 RG7 Vss NC NC NC RD3 Q Q MCLR RB8 RE9 RA0 NC NC NC | I Z 3 4 5 6 7 8 9 10 RE4 RE3 RG13 RE0 RG0 RF1 VDD NC RD12 RD2 NC RG15 RE2 RE1 RA7 RF0 VCAP RD5 RD3 VSS NC RG15 RE2 RE1 RA7 RF0 VCAP RD5 RD3 VSS RE6 VDD RG12 RG14 RA6 NC RD7 RD4 NC RC13 RC1 RE7 RE5 NC NC NC RD6 RD13 RD0 NC RC1 RE7 RE5 NC NC NC RD6 RD13 RD0 NC RC4 RC3 RG6 RC2 NC RG1 NC RA15 RD8 RD9 MCLR RG8 RG9 RG7 VSS NC NC NC RD3 VSS MCLR RG8 RG9 RG7 VSS NC NC RD3 QD3 | |

Pin Diagrams (Continued)

3.5 **Programmer's Model**

The programmer's model is shown in Figure 3-2. All registers in the programmer's model are memory mapped and can be manipulated directly by instructions. Table 3-1 lists a description of each register.

In addition to the registers contained in the programmer's model, all devices in this family contain control registers for interrupts, while the dsPIC33EPXXX(GP/MC/MU)806/810/814 devices contain control registers for Modulo and Bit-reversed Addressing. These registers are described in subsequent sections of this document.

All registers associated with the programmer's model are memory mapped, as shown in Table 4-1.

| Register(s) Name | Description |
|---|---|
| W0 through W15 | Working Register Array |
| ACCA, ACCB | 40-Bit DSP Accumulators |
| PC | 23-Bit Program Counter |
| SR | ALU and DSP Engine Status register |
| SPLIM | Stack Pointer Limit Value register |
| TBLPAG | Table Memory Page Address register |
| DSRPAG | Extended Data Space (EDS) Read Page register |
| DSWPAG | Extended Data Space (EDS) Write Page register |
| RCOUNT | REPEAT Loop Count register |
| DCOUNT ⁽¹⁾ | DO Loop Count register |
| DOSTARTH ^(1,2) , DOSTARTL ^(1,2) | DO Loop Start Address register (High and Low) |
| DOENDH ⁽¹⁾ , DOENDL ⁽¹⁾ | DO Loop End Address register (High and Low) |
| CORCON | Contains DSP Engine, DO Loop Control and Trap Status bits |

TABLE 3-1: PROGRAMMER'S MODEL REGISTER DESCRIPTIONS

Note 1: This register is available on dsPIC33EPXXX(GP/MC/MU)806/810/814 devices only.

2: The DOSTARTH and DOSTARTL registers are read-only.



FIGURE 4-5: DATA MEMORY MAP FOR dsPIC33EP256MU806/810/814 DEVICES WITH 28-KBYTE RAM

| | | | | | | | 011 0 | | | | | | | ., = | | | | |
|----------------------|-------|--------|--------|--------|--------|--------|--------|-------|-------|------------------------|----------|-----------------------|--------------|-------------|----------|-----------|----------|---------------|
| File Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
| U10TGIR | 0488 | — | — | _ | _ | _ | _ | — | — | IDIF | T1MSECIF | LSTATEIF | ACTVIF | SESVDIF | SESENDIF | _ | VBUSVDIF | 0000 |
| U10TGIE | 048A | _ | _ | _ | _ | _ | | _ | _ | IDIE | T1MSECIE | LSTATEIE | ACTVIE | SESVDIE | SESENDIE | _ | VBUSVDIE | 0000 |
| U10TGSTAT | 048C | _ | | _ | _ | _ | _ | _ | _ | ID | _ | LSTATE | _ | SESVD | SESEND | _ | VBUSVD | 0000 |
| U10TGCON | 048E | _ | _ | _ | _ | _ | _ | _ | _ | DPPULUP | DMPULUP | DPPULDWN | DMPULDWN | VBUSON | OTGEN | VBUSCHG | VBUSDIS | 0000 |
| U1PWRC | 0490 | _ | _ | _ | _ | _ | _ | _ | _ | UACTPND ⁽⁴⁾ | — | _ | USLPGRD | _ | _ | USUSPND | USBPWR | 0000 |
| U1IR ⁽¹⁾ | 04C0 | _ | _ | _ | _ | _ | _ | _ | _ | STALLIF | — | RESUMEIF | IDLEIF | TRNIF | SOFIF | UERRIF | URSTIF | 0000 |
| U1IR ⁽²⁾ | 04C0 | _ | _ | _ | _ | _ | _ | _ | _ | STALLIF | ATTACHIF | RESUMEIF | IDLEIF | TRNIF | SOFIF | UERRIF | DETACHIF | 0000 |
| U1IE ⁽¹⁾ | 04C2 | _ | _ | _ | _ | _ | _ | _ | _ | STALLIE | — | RESUMEIE | IDLEIE | TRNIE | SOFIE | UERRIE | URSTIE | 0000 |
| U1IE ⁽²⁾ | 04C2 | _ | _ | _ | _ | _ | _ | _ | _ | STALLIE | ATTACHIE | RESUMEIE | IDLEIE | TRNIE | SOFIE | UERRIE | DETACHIE | 0000 |
| U1EIR ⁽¹⁾ | 04C4 | _ | _ | _ | _ | _ | _ | _ | _ | BTSEF | BUSACCEF | DMAEF | BTOEF | DFN8EF | CRC16EF | CRC5EF | PIDEF | 0000 |
| U1EIR ⁽²⁾ | 04C4 | _ | _ | _ | _ | _ | _ | _ | _ | BTSEF | BUSACCEF | DMAEF | BTOEF | DFN8EF | CRC16EF | EOFEF | PIDEF | 0000 |
| U1EIE ⁽¹⁾ | 04C6 | _ | _ | _ | _ | _ | _ | _ | _ | BTSEE | BUSACCEE | DMAEE | BTOEE | DFN8EE | CRC16EE | CRC5EE | PIDEE | 0000 |
| U1EIE ⁽²⁾ | 04C6 | _ | _ | _ | _ | _ | _ | _ | _ | BTSEE | BUSACCEE | DMAEE | BTOEE | DFN8EE | CRC16EE | EOFEE | PIDEE | 0000 |
| U1STAT | 04C8 | — | — | _ | _ | _ | _ | — | _ | | ENDP | T<3:0> ⁽³⁾ | | DIR | PPBI | _ | _ | 0000 |
| U1CON ⁽¹⁾ | 04CA | _ | _ | _ | _ | _ | _ | _ | _ | — | SE0 | PKTDIS | _ | HOSTEN | RESUME | PPBRST | USBEN | 0000 |
| U1CON ⁽²⁾ | 04CA | _ | — | | | | _ | _ | _ | JSTATE | SE0 | TOKBUSY | USBRST | HOSTEN | RESUME | PPBRST | SOFEN | 0000 |
| U1ADDR | 04CC | _ | — | | | | _ | _ | _ | LSPDEN ⁽¹⁾ | | | USB Device A | ddress (DEV | (ADDR) | | | 0000 |
| U1BDTP1 | 04CE | _ | — | | | | _ | _ | _ | | | BDT | PTRL<15:9> | | | | _ | 0000 |
| U1FRML | 04D0 | _ | — | | | | _ | _ | _ | | | | FRML<7:0 | > | | | | 0000 |
| U1FRMH | 04D2 | _ | — | | | | _ | _ | _ | _ | _ | _ | _ | _ | | FRMH<2:0> | | 0000 |
| U1TOK ⁽³⁾ | 04D4 | _ | — | | | | _ | _ | _ | | PID | <3:0> | | | EP | <3:0> | | 0000 |
| U1SOF ⁽³⁾ | 04D6 | _ | — | | | | _ | _ | _ | | | | CNT<7:0> | > | | | | 0000 |
| U1BDTP2 | 04D8 | _ | _ | _ | _ | _ | _ | _ | _ | | | | BDTPTRH<23 | 3:16> | | | | 0000 |
| U1BDTP3 | 04DA | — | — | _ | _ | _ | _ | — | _ | | | | BDTPTRU<31 | 1:24> | | | | 0000 |
| U1CNFG1 | 04DC | _ | — | | | | _ | _ | _ | UTEYE | UOEMON | _ | USBSIDL | _ | _ | _ | _ | 0000 |
| U1CNFG2 | O4DE | _ | — | | | | _ | _ | _ | _ | _ | UVCMPSEL | PUVBUS | EXTI2CEN | UVBUSDIS | UVCMPDIS | UTRDIS | 0000 |
| U1EP0 | 04E0 | _ | — | | | | _ | _ | _ | LSPD | RETRYDIS | _ | EPCONDIS | EPRXEN | EPTXEN | EPSTALL | EPHSHK | 0000 |
| U1EP1 | 04E2 | — | _ | _ | _ | _ | _ | — | _ | _ | _ | — | EPCONDIS | EPRXEN | EPTXEN | EPSTALL | EPHSHK | 0000 |
| U1EP2 | 04E4 | — | _ | _ | _ | _ | _ | — | _ | _ | _ | — | EPCONDIS | EPRXEN | EPTXEN | EPSTALL | EPHSHK | 0000 |
| U1EP3 | 04E6 | — | _ | _ | _ | _ | _ | — | _ | _ | _ | — | EPCONDIS | EPRXEN | EPTXEN | EPSTALL | EPHSHK | 0000 |
| U1EP4 | 04E8 | — | — | _ | — | — | _ | — | _ | — | _ | — | EPCONDIS | EPRXEN | EPTXEN | EPSTALL | EPHSHK | 0000 |

TABLE 4-27: USB OTG REGISTER MAP FOR dsPIC33EPMU806/810/814 AND PIC24EPGU806/10/814) DEVICES ONLY

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This bit is available when the module is operating in Device mode.

2: This bit is available when the module is operating in Host mode

3: Device mode only. These bits are always read as '0' in Host mode.

4: The Reset value for this bit is undefined.

10.2.2 IDLE MODE

The following occur in Idle mode:

- · The CPU stops executing instructions.
- The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 10.4 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active.

The device wakes from Idle mode on any of these events:

- · Any interrupt that is individually enabled
- Any device Reset
- A WDT time-out

On wake-up from Idle mode, the clock is reapplied to the CPU and instruction execution will begin (2-4 clock cycles later), starting with the instruction following the PWRSAV instruction, or the first instruction in the ISR.

10.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up from Sleep or Idle mode.

10.3 Doze Mode

The preferred strategies for reducing power consumption are changing clock speed and invoking one of the power-saving modes. In some circumstances, this cannot be practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed can introduce communication errors, while using a power-saving mode can stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate. Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default setting.

Programs can use Doze mode to selectively reduce power consumption in event-driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU idles, waiting for something to invoke an interrupt routine. An automatic return to full-speed CPU operation on interrupts can be enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

For example, suppose the device is operating at 20 MIPS and the ECAN module has been configured for 500 kbps based on this device operating speed. If the device is placed in Doze mode with a clock frequency ratio of 1:4, the ECAN module continues to communicate at the required bit rate of 500 kbps, but the CPU now starts executing instructions at a frequency of 5 MIPS.

10.4 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled using the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers do not have effect and read values are invalid.

A peripheral module is enabled only if both the associated bit in the PMD register is cleared and the peripheral is supported by the specific dsPIC[®] DSC variant. If the peripheral is present in the device, it is enabled in the PMD register by default.

Note: If a PMD bit is set, the corresponding module is disabled after a delay of one instruction cycle. Similarly, if a PMD bit is cleared, the corresponding module is enabled after a delay of one instruction cycle (assuming the module control registers are already configured to enable module operation).

dsPIC33EPXXX(GP/MC/MU)806/810/814 and PIC24EPXXX(GP/GU)810/814

| REGISTER | 10-4: PMD4 | 4: PERIPHER | | DISABLE C | ONTROL RE | GISTER 4 | |
|-----------------------------|---------------|------------------|-------------------------|-------------------|------------------|-----------------|-----------------------|
| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| _ | — | — | | — | — | | — |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| U-0 | U-0 | R/W-0 | U-0 | R/W-0 | U-0 | U-0 | R/W-0 |
| — | — | U4MD | — | REFOMD | — | — | USB1MD ⁽¹⁾ |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable bit W = Writat | | | bit | U = Unimplem | nented bit, read | d as '0' | |
| -n = Value at | POR | '1' = Bit is set | | '0' = Bit is clea | ared | x = Bit is unkr | nown |
| | | | | | | | |
| bit 15-6 | Unimplemen | ted: Read as ' |)' | | | | |
| bit 5 | U4MD: UART | 4 Module Disa | ble bit | | | | |
| | 1 = UART4 m | nodule is disabl | ed | | | | |
| | 0 = UART4 m | nodule is enable | ed | | | | |
| bit 4 | Unimplemen | ted: Read as ' |)' | | | | |
| bit 3 | REFOMD: Re | eference Clock | Module Disabl | e bit | | | |
| | 1 = Reference | e clock module | is disabled | | | | |
| | 0 = Reference | e clock module | is enabled | | | | |
| bit 2-1 | Unimplemen | ted: Read as ' |)' | | | | |
| bit 0 | USB1MD: US | SB Module Disa | ıble bit ⁽¹⁾ | | | | |
| | 1 = USB mod | lule is disabled | | | | | |
| | 0 = USB mod | lule is enabled | | | | | |

Note 1: This bit is only available on dsPIC33EPXXXMU8XXX and PIC24EPXXXGU8XX devices.

11.1.1 OPEN-DRAIN CONFIGURATION

In addition to the PORT, LAT and TRIS registers for data control, some port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V on a 5V tolerant pin) by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification for that pin.

See the **"Pin Diagrams"** section for the available pins and their functionality.

11.2 Configuring Analog and Digital Port Pins

The ANSELx register controls the operation of the analog port pins. The port pins that are to function as analog inputs or outputs must have their corresponding ANSELx and TRISx bits set. In order to use port pins for I/O functionality with digital modules, such as Timers, UARTs, etc., the corresponding ANSELx bit must be cleared.

The ANSELx register has a default value of 0xFFFF; therefore, all pins that share analog functions are analog (not digital) by default. Refer to the Pinout I/O Descriptions (Table 1-1 in **Section 1.0 "Device Overview"**) for the complete list of analog pins.

If the TRISx bit is cleared (output) while the ANSELx bit is set, the digital output level (VOH or VOL) is converted by an analog peripheral, such as the ADC module or Comparator module.

When the PORT register is read, all pins configured as analog input channels are read as cleared (a low level).

Pins configured as digital inputs do not convert an analog input. Analog levels on any pin defined as a digital input (including the pins defined as Analog in Table 1-1 in **Section 1.0 "Device Overview"**) can cause the input buffer to consume current that exceeds the device specifications.

11.2.1 I/O PORT WRITE/READ TIMING

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically this instruction would be an NOP, as shown in Example 11-1.

11.3 Input Change Notification

The input change notification function of the I/O ports allows the dsPIC33EPXXX(GP/MC/MU)806/810/814 and PIC24EPXXX(GP/GU)810/814 devices to generate interrupt requests to the processor in response to a Change-of-State (COS) on selected input pins. This feature can detect input Change-of-States even in Sleep mode, when the clocks are disabled. Every I/O port pin can be selected (enabled) for generating an interrupt request on a Change-of-State.

Three control registers are associated with the CN functionality of each I/O port. The CNENx registers contain the CN interrupt enable control bits for each of the input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each I/O pin also has a weak pull-up and a weak pull-down connected to it. The pull-ups act as a current source or sink source connected to the pin, and eliminate the need for external resistors when push-button or keypad devices are connected. The pull-ups and pull-downs are enabled separately using the CNPUx and the CNPDx registers, which contain the control bits for each of the pins. Setting any of the control bits enables the weak pull-ups and/or pull-downs for the corresponding pins.

Note: Pull-ups and pull-downs on change notification pins should always be disabled when the port pin is configured as a digital output.

EXAMPLE 11-1: PORT WRITE/READ EXAMPLE

| MOV | 0xFF00, W0 | ; Configure PORTB<15:8> |
|------|------------|-------------------------|
| | | ; as inputs |
| MOV | W0, TRISB | ; and PORTB<7:0> |
| | | ; as outputs |
| NOP | | ; Delay 1 cycle |
| BTSS | PORTB, #13 | ; Next Instruction |
| | | |

| REGISTER 11-29: | RPINR29: PERIPHERAL | PIN SELECT | INPUT REGISTER 29 |
|------------------------|----------------------------|------------|--------------------------|
|------------------------|----------------------------|------------|--------------------------|

| U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | | | |
|---------------|------------------------------------|--|---------------------------------|---------------------------|-----------------|------------------|-------|--|--|--|--|--|
| _ | | | | SCK3R<6:0> | > | | | | | | | |
| bit 15 | | | | | | | bit 8 | | | | | |
| | | | | | | | | | | | | |
| U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | | | |
| _ | | | | SDI3R<6:0> | | | | | | | | |
| bit 7 | | | | | | | bit C | | | | | |
| | | | | | | | | | | | | |
| Legend: | | | | | | | | | | | | |
| R = Readabl | le bit | W = Writable | bit | U = Unimpler | nented bit, rea | ad as '0' | | | | | | |
| -n = Value at | -n = Value at POR '1' = Bit is set | | | '0' = Bit is cle | ared | x = Bit is unkr | nown | | | | | |
| | | | | | | | | | | | | |
| bit 15 | Unimplemen | ted: Read as ' | 0' | | | | | | | | | |
| bit 14-8 | SCK3R<6:0> (see Table 11 | -2 for input pin | Clock Input (S selection nur | SCK3) to the Co nbers) | orresponding l | RPn/RPIn Pin bit | ts | | | | | |
| | 1111111 = Input tied to RP127 | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | 0000001 = lr | oput tied to CM | P1 | | | | | | | | | |
| | ii = 0000000 | nput tied to Vss | 5 | | | | | | | | | |
| bit 7 | Unimplemen | ted: Read as ' | 0' | | | | | | | | | |
| bit 6-0 | SDI3R<6:0>: | SDI3R<6:0>: Assign SPI3 Data Input (SDI3) to the Corresponding RPn/RPIn Pin bits | | | | | | | | | | |
| | (see Table 11 | -2 for input pin | selection nur | nbers) | | | | | | | | |
| | 1111111 = Ir | nput tied to RP | 127 | | | | | | | | | |
| | • | | | | | | | | | | | |
| | • | | | | | | | | | | | |
| | 0000001 = lr | nput tied to CM | P1 | | | | | | | | | |
| | il = 0000000 | nput tied to Vss | 5 | | | | | | | | | |

© 2009-2012 Microchip Technology Inc.

14.0 INPUT CAPTURE

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXX(GP/MC/MU)806/ 810/814 and PIC24EPXXX(GP/GU)810/ 814 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 12. "Input Capture" (DS70352) of the "dsPIC33E/ PIC24E Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The input capture module is useful in applications requiring frequency (period) and pulse measurement. The dsPIC33EPXXX(GP/MC/MU)806/810/814 and PIC24EPXXX(GP/GU)810/814 devices support up to 16 input capture channels.

Key features of the input capture module include:

- Hardware-configurable for 32-bit operation in all modes by cascading two adjacent modules
- Synchronous and Trigger modes of output compare operation, with up to 30 user-selectable Trigger/Sync sources available
- A 4-level FIFO buffer for capturing and holding timer values for several events
- Configurable interrupt generation
- Up to six clock sources available for each module, driving a separate internal 16-bit counter

Note: Only IC1, IC2, IC3 and IC4 can trigger a DMA data transfer. If DMA data transfers are required, the FIFO buffer size must be set to '1' (ICI<1:0> = 00).

FIGURE 14-1: INPUT CAPTURE MODULE BLOCK DIAGRAM



e 1: The Trigger/Sync source is enabled by default and is set to Timer3 as a source. This timer must be enabled for proper ICx module operation or the Trigger/Sync source must be changed to another source option.

FIGURE 17-1: QEI BLOCK DIAGRAM



21.0 ENHANCED CAN (ECAN™) MODULE

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXX(GP/MC/MU)806/ 810/814 and PIC24EPXXX(GP/GU)810/ 814 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 21. "Enhanced Controller Area Network (ECAN™)" (DS70353) of the "dsPIC33E/ PIC24E Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

21.1 Overview

The Enhanced Controller Area Network (ECAN) module is a serial interface, useful for communicating with other CAN modules or microcontroller devices. This interface/protocol was designed to allow communications within noisy environments. The dsPIC33EPXXX(GP/MC/MU)806/810/814 and PIC24EPXXX(GP/GU)810/814 devices contain two ECAN modules.

The ECANx module is a communication controller implementing the CAN 2.0 A/B protocol, as defined in the BOSCH CAN Specification. The module supports CAN 1.2, CAN 2.0A, CAN 2.0B Passive and CAN 2.0B Active versions of the protocol. The module implementation is a full CAN system. The CAN Specification is not covered within this data sheet. The reader can refer to the BOSCH CAN specification for further details. The ECANx module features are as follows:

- Implementation of the CAN Protocol, CAN 1.2, CAN 2.0A and CAN 2.0B
- · Standard and Extended Data Frames
- 0-8 Bytes Data Length
- Programmable Bit Rate up to 1 Mbit/sec
- Automatic Response to Remote Transmission Requests
- Up to 8 Transmit Buffers with Application-Specific Prioritization and Abort Capability (each buffer can contain up to 8 bytes of data)
- Up to 32 Receive Buffers (each buffer can contain up to 8 bytes of data)
- Up to 16 Full (standard/extended identifier) Acceptance Filters
- Three Full Acceptance Filter Masks
- DeviceNet[™] Addressing Support
- Programmable Wake-up Functionality with Integrated Low-Pass Filter
- Programmable Loopback mode Supports Self-Test Operation
- Signaling via Interrupt Capabilities for all CAN Receiver and Transmitter Error States
- · Programmable Clock Source
- Programmable Link to Input Capture Module (IC2 for the ECAN1 and ECAN2 modules) for Time-Stamping and Network Synchronization
- · Low-Power Sleep and Idle mode

The CAN bus module consists of a protocol engine and message buffering/control. The CAN protocol engine handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the receive registers.

| NEO101 EIX | 21-J. UNI | | 0 014100 | | | | | | | | | |
|--------------|-----------------------------------|----------------------|---------------|---------------------|--------------|-----------------|-------|--|--|--|--|--|
| U-0 | U-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | | | | | |
| _ | — | | | FBP<5 | 5:0> | | | | | | | |
| bit 15 | · | | | | | | bit 8 | | | | | |
| | | | | | | | | | | | | |
| U-0 | U-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | | | | | |
| | — | | | FNRB< | :5:0> | | | | | | | |
| bit 7 | | | | | | | bit 0 | | | | | |
| | | | | | | | | | | | | |
| Legend: | | | | | | | | | | | | |
| R = Readab | R = Readable bit W = Writable bit | | | | nted bit, re | ad as '0' | | | | | | |
| -n = Value a | It POR | '1' = Bit is set | | '0' = Bit is cleare | ed | x = Bit is unkn | own | | | | | |
| | | | | | | | | | | | | |
| bit 15-14 | Unimplem | ented: Read as ' |)' | | | | | | | | | |
| bit 13-8 | FBP<5:0>: | : FIFO Buffer Poin | ter bits | | | | | | | | | |
| | 011111 = | RB31 buffer | | | | | | | | | | |
| | 011110 = | RB30 buffer | | | | | | | | | | |
| | • | | | | | | | | | | | |
| | • | | | | | | | | | | | |
| | 000001 = | TRB1 buffer | | | | | | | | | | |
| | 000000 = . | 000000 = TRB0 buffer | | | | | | | | | | |
| bit 7-6 | Unimplem | ented: Read as ' |)' | | | | | | | | | |
| bit 5-0 | FNRB<5:0 | >: FIFO Next Rea | d Buffer Poir | nter bits | | | | | | | | |
| | 011111 = | RB31 buffer | | | | | | | | | | |
| | 011110 = | RB30 buffer | | | | | | | | | | |
| | • | | | | | | | | | | | |
| | • | | | | | | | | | | | |
| | • | | | | | | | | | | | |
| | 000001 = | TRB0 buffer | | | | | | | | | | |
| | 000000 - | | | | | | | | | | | |

REGISTER 21-5: CxFIFO: ECANx FIFO STATUS REGISTER

24.2 DCI Resources

Many useful resources related to DCI are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

| Note: | In the event you are not able to access the |
|-------|---|
| | product page using the link above, enter |
| | this URL in your browser: |
| | http://www.microchip.com/wwwproducts/ |
| | Devices.aspx?dDocName=en554310 |

24.2.1 KEY RESOURCES

- Section 20. "Data Converter Interface (DCI)" (DS70356) in the "dsPIC33E/PIC24E Family Reference Manual"
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All related *"dsPIC33E/PIC24E Family Reference Manual"* Sections
- Development Tools

dsPIC33EPXXX(GP/MC/MU)806/810/814 and PIC24EPXXX(GP/GU)810/814

REGISTER 26-9: ALRMVAL (WHEN ALRMPTR<1:0> = 01): ALARM WEEKDAY AND HOURS VALUE REGISTER⁽¹⁾

| U-0 | U-0 | U-0 | U-0 | U-0 | R/W-x | R/W-x | R/W-x |
|--------|-----|-----|-----|-----|-------|-------|-------|
| — | | — | — | _ | WDAY2 | WDAY1 | WDAY0 |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |

| U-0 | U-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
|-------|-----|-------|--------|-------|-------|--------|-------|
| — | — | HRTE | N<1:0> | | HRON | E<3:0> | |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | l as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| bit 15-11 | Unimplemented: Read as '0' |
|-----------|--|
| bit 10-8 | WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit bits |
| | Contains a value from 0 to 6. |
| bit 7-6 | Unimplemented: Read as '0' |
| bit 5-4 | HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit bits |
| | Contains a value from 0 to 2. |
| bit 3-0 | HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit bits |
| | Contains a value from 0 to 9. |

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 28-6: PADCFG1: PAD CONFIGURATION CONTROL REGISTER

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|-----------------|-----|------------------|-----|---|-----|---------------|-------|
| | — | _ | — | — | — | — | — |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 |
| — | — | — | — | — | — | RTSECSEL PMPT | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimplemented bit, read as '0' | | | |
| -n = Value at F | POR | '1' = Bit is set | | '0' = Bit is cleared x = Bit is unknown | | | wn |

bit 15-2 Unimplemented: Read as '0'

bit 1 Not used by the PMP module.

bit 0 PMPTTL: PMP Module TTL Input Buffer Select bit

1 = PMP module uses TTL input buffers

0 = PMP module uses Schmitt Trigger input buffers

| TABLE 30-1: | SYMBOLS USED IN OPCODE DESCRIPTIONS (CONTINUED) |
|-------------|---|
|-------------|---|

| Field | Description |
|-------|--|
| Wm*Wm | Multiplicand and Multiplier working register pair for Square instructions ∈ {W4 * W4,W5 * W5,W6 * W6,W7 * W7} |
| Wm*Wn | Multiplicand and Multiplier working register pair for DSP instructions \in {W4 * W5,W4 * W6,W4 * W7,W5 * W6,W5 * W7,W6 * W7} |
| Wn | One of 16 working registers ∈ {W0W15} |
| Wnd | One of 16 destination working registers ∈ {W0W15} |
| Wns | One of 16 source working registers ∈ {W0W15} |
| WREG | W0 (working register used in file register instructions) |
| Ws | Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] } |
| Wso | Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] } |
| Wx | X Data Space Prefetch Address register for DSP instructions ∈ {[W8] + = 6, [W8] + = 4, [W8] + = 2, [W8], [W8] - = 6, [W8] - = 4, [W8] - = 2, [W9] + = 6, [W9] + = 4, [W9] + = 2, [W9], [W9] - = 6, [W9] - = 4, [W9] - = 2, [W9 + W12], none} |
| Wxd | X Data Space Prefetch Destination register for DSP instructions \in {W4W7} |
| Wy | Y Data Space Prefetch Address register for DSP instructions ∈ {[W10] + = 6, [W10] + = 4, [W10] + = 2, [W10], [W10] - = 6, [W10] - = 4, [W10] - = 2, [W11] + = 6, [W11] + = 4, [W11] + = 2, [W11], [W11] - = 6, [W11] - = 4, [W11] - = 2, [W11 + W12], none} |
| Wyd | Y Data Space Prefetch Destination register for DSP instructions ∈ {W4W7} |

FIGURE 32-18: SPI1, SPI3 AND SPI4 MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING CHARACTERISTICS



TABLE 32-36:SPI1, SPI3 AND SPI4 MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1)TIMING REQUIREMENTS

| AC CHARACTERISTICS | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial | | | | | |
|--------------------|-----------------------|---|------|---------------------|------|--------------------------|---------------------------------------|
| | | | | | -40 | $^{\circ}C \leq TA \leq$ | +125°C for Extended |
| Param. | Symbol | Characteristic ⁽¹⁾ | Min. | Typ. ⁽²⁾ | Max. | Units | Conditions |
| SP10 | TscP | Maximum SCKx Frequency | — | — | 9 | MHz | -40°C to +125°C and see Note 3 |
| SP20 | TscF | SCKx Output Fall Time | _ | _ | | ns | See Parameter DO32 and Note 4 |
| SP21 | TscR | SCKx Output Rise Time | — | _ | | ns | See Parameter DO31 and Note 4 |
| SP30 | TdoF | SDOx Data Output Fall Time | — | _ | | ns | See Parameter DO32 and Note 4 |
| SP31 | TdoR | SDOx Data Output Rise Time | — | _ | — | ns | See Parameter DO31 and Note 4 |
| SP35 | TscH2doV, TscL2doV | SDOx Data Output Valid After SCKx Edge | — | 6 | 20 | ns | |
| SP36 | TdoV2scH, TdoV2scL | SDOx Data Output Setup to First SCKx Edge | 30 | _ | _ | ns | |
| SP40 | TdiV2scH, TdiV2scL | Setup Time of SDIx Data Input to SCKx Edge | 30 | _ | | ns | |
| SP41 | TscH2diL, TscL2diL | Hold Time of SDIx Data Input to SCKx Edge | 30 | | | ns | |

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

- **3:** The minimum clock period for SCKx is 111 ns. The clock generated in Master mode must not violate this specification.
- **4:** Assumes 50 pF load on all SPIx pins.

FIGURE 32-26: SPI2 MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING CHARACTERISTICS



TABLE 32-44:SPI2 MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING
REQUIREMENTS

| AC CHARACTERISTICS | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) | | | | | |
|--------------------|-----------------------|--|-----------|---------------------|------|--------------------------|---------------------------------------|
| | | | oporating | , comporta | -40 | $^{\circ}C \leq TA \leq$ | +125°C for Extended |
| Param. | Symbol | Characteristic ⁽¹⁾ | Min. | Typ. ⁽²⁾ | Max. | Units | Conditions |
| SP10 | TscP | Maximum SCKx Frequency | — | — | 10 | MHz | -40°C to +125°C and see Note 3 |
| SP20 | TscF | SCKx Output Fall Time | — | _ | | ns | See Parameter DO32 and Note 4 |
| SP21 | TscR | SCKx Output Rise Time | — | _ | | ns | See Parameter DO31 and Note 4 |
| SP30 | TdoF | SDOx Data Output Fall Time | — | _ | | ns | See Parameter DO32 and Note 4 |
| SP31 | TdoR | SDOx Data Output Rise Time | — | _ | — | ns | See Parameter DO31 and Note 4 |
| SP35 | TscH2doV, TscL2doV | SDOx Data Output Valid after SCKx Edge | — | 6 | 20 | ns | |
| SP36 | TdoV2scH, TdoV2scL | SDOx Data Output Setup to First SCKx Edge | 30 | _ | _ | ns | |
| SP40 | TdiV2scH, TdiV2scL | Setup Time of SDIx Data Input to SCKx Edge | 30 | — | _ | ns | |
| SP41 | TscH2diL, TscL2diL | Hold Time of SDIx Data Input to SCKx Edge | 30 | _ | | ns | |

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ." column is at 3.3V, +25°C unless otherwise stated.

- **3:** The minimum clock period for SCKx is 100 ns. The clock generated in Master mode must not violate this specification.
- 4: Assumes 50 pF load on all SPIx pins.

TABLE 32-48:SPI2 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0) TIMING
REQUIREMENTS

| | | | Standard Op | perating | Conditi | ons: 3.0 | V to 3.6V | | |
|--------|-----------------------|--|---------------------------|---|---------|----------------|--------------------------------------|--|--|
| | | | (unless otherwise stated) | | | | | | |
| | | | | Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial | | | | | |
| | - | | | | -40° | $C \le TA \le$ | +125°C for Extended | | |
| Param. | Symbol | Characteristic ⁽¹⁾ | Min. | Typ. ⁽²⁾ | Max. | Units | Conditions | | |
| SP70 | TscP | Maximum SCKx Input Frequency | — | — | 11 | MHz | See Note 3 | | |
| SP72 | TscF | SCKx Input Fall Time | | | | ns | See Parameter DO32 and Note 4 | | |
| SP73 | TscR | SCKx Input Rise Time | — | _ | | ns | See Parameter DO31 and Note 4 | | |
| SP30 | TdoF | SDOx Data Output Fall Time | _ | _ | | ns | See Parameter DO32 and Note 4 | | |
| SP31 | TdoR | SDOx Data Output Rise Time | | | | ns | See Parameter DO31 and Note 4 | | |
| SP35 | TscH2doV, TscL2doV | SDOx Data Output Valid after SCKx Edge | — | 6 | 20 | ns | | | |
| SP36 | TdoV2scH, TdoV2scL | SDOx Data Output Setup to First SCKx Edge | 30 | - | _ | ns | | | |
| SP40 | TdiV2scH, TdiV2scL | Setup Time of SDIx Data Input to SCKx Edge | 30 | - | _ | ns | | | |
| SP41 | TscH2diL, TscL2diL | Hold Time of SDIx Data Input to SCKx Edge | 30 | — | | ns | | | |
| SP50 | TssL2scH, TssL2scL | $\overline{\text{SSx}} \downarrow$ to SCKx \uparrow or SCKx \downarrow Input | 120 | | | ns | | | |
| SP51 | TssH2doZ | SSx ↑ to SDOx Output, High-Impedance | 10 | — | 50 | ns | See Note 4 | | |
| SP52 | TscH2ssH, TscL2ssH | SSx ↑ after SCKx Edge | 1.5 TCY + 40 | - | — | ns | See Note 4 | | |

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCKx is 91 ns. Therefore, the SCKx clock generated by the master must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.

APPENDIX A: REVISION HISTORY

Revision A (December 2009)

This is the initial released version of this document.

Revision B (July 2010)

This revision includes minor typographical and formatting changes throughout the data sheet text.

The major changes are referenced by their respective section in Table A-1.

| Section Name | Update Description |
|---|---|
| "High-Performance, 16-bit Digital | Removed reference to dual triggers for Motor Control Peripherals. |
| Signal Controllers and Microcontrollers" | Relocated the VBUSST pin in all pin diagrams (see " Pin Diagrams" , Table 2 and Table 3). |
| | Added SCK2, SDI2, SDO2 pins in pin location 4,5 and 6 respectively in 64-pin QFN. |
| | Added SCK2, SDI2, SDO2 pins in pin location 4,5 and 6 respectively in 64-pin TQFP. |
| | Added SCK2, SDI2, SDO2 pins in pin location 10,11 and 12 respectively in 100-pin TQFP. |
| | Added SCK2, SDI2, SDO2 pins in Table 2 and Table 3. |
| | Moved the RP30 pin to pin location 95, and the RP31 pin to pin location 96 in the 144-pin TQFP and 144-pin LQFP pin diagrams. |
| Section 1.0 "Device Overview" | Removed the SCL1 and SDA1 pins from the Pinout I/O Descriptions (see Table 1-1). |
| Section 2.0 "Guidelines for Getting Started with 16-bit Digital Signal Controllers and Microcontrollers" | Removed Section 2.8 "Configuration of Analog and Digital Pins During ICSP Operations" |
| Section 3.0 "CPU" | Added Note 4 to the CPU Status Register (SR) in Register 3-1. |
| | Added the VAR bit (CORCON<15>) to Register 3-2. |

TABLE A-1: MAJOR SECTION UPDATES