

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

| Product Status | Active |
|----------------------------|---|
| Core Processor | PIC |
| Core Size | 16-Bit |
| Speed | 40 MIPs |
| Connectivity | I ² C, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 21 |
| Program Memory Size | 12KB (4K x 24) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 1K x 8 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V |
| Data Converters | A/D 10x10b/12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 28-VQFN Exposed Pad |
| Supplier Device Package | 28-QFN (6x6) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic24hj12gp202-i-ml |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.0 CPU

- Note 1: This data sheet summarizes the features of the PIC24HJ12GP201/202 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 2. CPU" (DS70204) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC24HJ12GP201/202 CPU module has a 16-bit (data) modified Harvard architecture with an enhanced instruction set and addressing modes. The CPU has a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M by 24 bits of user program memory space. The actual amount of program memory implemented varies by device. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction and the table instructions. Overhead-free, single-cycle program loop constructs are supported using the REPEAT instruction, which is interruptible at any point.

The PIC24HJ12GP201/202 devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can serve as a data, address or address offset register. The 16th working register (W15) operates as a software Stack Pointer (SP) for interrupts and calls.

The PIC24HJ12GP201/202 instruction set includes many addressing modes and is designed for optimum C compiler efficiency. For most instructions, PIC24HJ12GP201/202 devices are capable of executing a data (or program data) memory read, a working register (data) read, a data memory write, and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing A + B = C operations to be executed in a single cycle.

A block diagram of the CPU is shown in Figure 3-1, and the programmer's model for the PIC24HJ12GP201/202 is shown in Figure 3-2.

3.1 Data Addressing Overview

The data space can be linearly addressed as 32K words or 64 Kbytes using an Address Generation Unit (AGU). The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K program word boundary defined by the 8-bit Program Space Visibility Page (PSVPAG) register. The program to data space mapping feature lets any instruction access program space as if it were data space.

The data space also includes 2 Kbytes of DMA RAM, which is primarily used for DMA data transfers, but may be used as general purpose RAM.

3.2 Special MCU Features

The PIC24HJ12GP201/202 features a 17-bit by 17-bit, single-cycle multiplier. The multiplier can perform signed, unsigned and mixed-sign multiplication. Using a 17-bit by 17-bit multiplier for 16-bit by 16-bit multiplication makes mixed-sign multiplication possible.

The PIC24HJ12GP201/202 supports 16/16 and 32/16 integer divide operations. All divide instructions are iterative operations. They must be executed within a REPEAT loop, resulting in a total execution time of 19 instruction cycles. The divide operation can be interrupted during any of those 19 cycles without loss of data.

A multi-bit data shifter is used to perform up to a 16-bit, left or right shift in a single cycle.

PIC24HJ12GP201/202





| TABLE 4-22: | FUNDAMENTAL ADDRESSING MODES SUPPORTED |
|-------------|--|
|-------------|--|

| Addressing Mode | Description |
|---|--|
| File Register Direct | The address of the file register is specified explicitly. |
| Register Direct | The contents of a register are accessed directly. |
| Register Indirect | The contents of Wn forms the Effective Address (EA.) |
| Register Indirect Post-Modified | The contents of Wn forms the EA. Wn is post-modified (incremented or decremented) by a constant value. |
| Register Indirect Pre-Modified | Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA. |
| Register Indirect with Register Offset (Register Indexed) | The sum of Wn and Wb forms the EA. |
| Register Indirect with Literal Offset | The sum of Wn and a literal forms the EA. |

4.3.3 MOVE (MOV) INSTRUCTIONS

Move instructions provide a greater degree of addressing flexibility than other instructions. In addition to the addressing modes supported by most MCU instructions, MOV instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note: For the MOV instructions, the addressing mode specified in the instruction can differ for the source and destination EA. However, the 4-bit Wb (Register Offset) field is shared by both source and destination (but typically only used by one).

In summary, the following addressing modes are supported by move instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-modified
- Register Indirect Pre-modified
- Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-bit Literal
- 16-bit Literal

| Note: | Not | all | instructions | support | all | the | | | |
|-------|--|-------|---------------|---------|-----|-----|--|--|--|
| | addressing modes given above. Individual | | | | | | | | |
| | instructions may support different subsets | | | | | | | | |
| | of th | ese a | addressing mo | odes. | | | | | |

4.3.4 OTHER INSTRUCTIONS

In addition to the addressing modes outlined previously, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, such as ADD Acc, the source of an operand or result is implied by the opcode itself. Certain operations, such as NOP, do not have any operands.

4.4 Interfacing Program and Data Memory Spaces

The PIC24HJ12GP201/202 architecture uses a 24-bitwide program space and a 16-bit-wide data space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the PIC24HJ12GP201/ 202 architecture provides two methods by which program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the data space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This capability makes the method ideal for accessing data tables that need to be updated periodically. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look ups from a large table of static data. The application can only access the lsw of the program word.

4.4.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Page register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the MSb of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).

For remapping operations, the 8-bit Program Space Visibility register (PSVPAG) is used to define a 16K word page in the program space. When the MSb of the EA is '1', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike table operations, this limits remapping operations strictly to the user memory area.

Table 4-23 and Figure 4-5 show how the program EA is created for table operations and remapping accesses from the data EA.

| | Access | Program Space Address | | | | | | |
|--------------------------|---------------|-----------------------|------------|---------------|-----------------------------------|-----|--|--|
| Access Type | Space | <23> | <22:16> | <15> | <14:1> | <0> | | |
| Instruction Access | User | 0 | | PC<22:1> | | | | |
| (Code Execution) | | | 0xx xxxx x | xxx xxx | x xxxx xxx0 | | | |
| TBLRD/TBLWT | User | TBLPAG<7:0> | | Data EA<15:0> | | | | |
| (Byte/Word Read/Write) | | 0 | xxx xxxx | XXXX XX | xx xxxx xxxx | | | |
| | Configuration | TB | LPAG<7:0> | | Data EA<15:0> | | | |
| | | 1 | xxx xxxx | XXXX X | xxx xxxx xxxx | | | |
| Program Space Visibility | User | 0 | 0 PSVPAG<7 | | 7:0> Data EA<14:0> ⁽¹⁾ | | | |
| (Block Remap/Read) | | 0 | xxxx xxxx | | XXX XXXX XXXX XXXX | | | |

TABLE 4-23: PROGRAM SPACE ADDRESS CONSTRUCTION

Note 1: Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.

PIC24HJ12GP201/202

FIGURE 4-5: DATA ACCESS FROM PROGRAM SPACE ADDRESS GENERATION



REGISTER 5-1: NVMCON: FLASH MEMORY CONTROL REGISTER

| R/SO-0 ⁽¹⁾ | R/W-0 ⁽¹⁾ | R/W-0 ⁽¹⁾ | U-0 | U-0 | U-0 | U-0 | U-0 |
|-----------------------|--|---|--|---|------------------------------------|----------------------------|----------------------|
| WR | WREN | WRERR | | _ | — | — | |
| bit 15 | I | I | | | | | bit 8 |
| | | | | | | | |
| U-0 | R/W-0 ⁽¹⁾ | U-0 | U-0 | R/W-0 ⁽¹⁾ | R/W-0 ⁽¹⁾ | R/W-0 ⁽¹⁾ | R/W-0 ⁽¹⁾ |
| — | ERASE | — | | | NVMOF | ⊳<3:0>(2) | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | SO = Settable | only bit | | | | |
| R = Readab | le bit | W = Writable | bit | U = Unimple | mented bit, read | l as '0' | |
| -n = Value a | t POR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unkn | lown |
| bit 15 | WR: Write Contr 1 = Initiates a F cleared by h 0 = Program or | ol bit Flash memory hardware when erase operatio | program or e operation is c n is complete | rase operatior complete. and inactive | n. The operatio | n is self-timed | and the bit is |
| bit 14 | WREN: Write Er | nable bit | | | | | |
| | 1 = Enable Flas 0 = Inhibit Flash | h program/eras program/eras | se operations e operations | | | | |
| bit 13 | WRERR: Write S | Sequence Erro | r Flag bit | | | | |
| | 1 = An improper automaticall 0 = The program | r program or er ly on any set ai n or erase ope | ase sequence tempt of the V ration complet | e attempt or te VR bit) ted normally | rmination has o | ccurred (bit is s | et |
| bit 12-7 | Unimplemented | l: Read as '0' | | | | | |
| bit 6 | ERASE: Erase/F | Program Enabl | e bit | | | | |
| | 1 = Perform the0 = Perform the | erase operation program operation | on specified by ation specified | / NVMOP<3:0 l by NVMOP<: | > on the next W 3:0> on the nex | /R command t WR command | |
| bit 5-4 | Unimplemented | l: Read as '0' | | | | | |
| bit 3-0 | NVMOP<3:0>: NVM Operation Select bits ⁽²⁾ If ERASE = 1: 1111 = Memory bulk erase operation 1101 = Erase General Segment 100 = Erase Secure Segment 0011 = No operation 0010 = Memory page erase operation 0001 = No operation 0000 = Erase a single Configuration register byte | | | | | | |
| | If ERASE = 0: 1111 = No operation 1101 = No operation 1100 = No operation 0011 = Memory 0010 = No operation 0001 = Memory 0000 = Program | ation ation ation word program ation row program c a single Confi | operation operation guration regis | ter byte | | | |

Note 1: These bits can only be Reset on POR.

2: All other combinations of NVMOP<3:0> are unimplemented.

7.0 INTERRUPT CONTROLLER

- Note 1: This data sheet summarizes the features of the PIC24HJ12GP201/202 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 6. Interrupts" (DS70184) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC24HJ12GP201/202 interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the PIC24HJ12GP201/202 CPU. It has the following features:

- Up to eight processor exceptions and software traps
- · Seven user-selectable priority levels
- Interrupt Vector Table (IVT) with up to 118 vectors
- A unique vector for each interrupt or exception source
- Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- · Fixed interrupt entry and return latencies

7.1 Interrupt Vector Table

The Interrupt Vector Table is shown in Figure 7-1. The IVT resides in program memory, starting at location 000004h. The IVT contains 126 vectors consisting of 8 nonmaskable trap vectors, plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit-wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority; this priority is linked to their position in the vector table. Lower addresses generally have a higher natural priority. For example, the interrupt associated with vector 0 will take priority over interrupts at any other vector address.

PIC24HJ12GP201/202 devices implement up to 21 unique interrupts and 4 nonmaskable traps. These are summarized in Table 7-1 and Table 7-2.

7.1.1 ALTERNATE INTERRUPT VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 7-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports debugging by providing a way to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications to facilitate evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The PIC24HJ12GP201/202 device clears its registers in response to a Reset, which forces the PC to zero. The digital signal controller then begins program execution at location 0x000000. The user application can use a GOTO instruction at the Reset address that redirects program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|-----------------|----------------|---------------------------------------|-----------------|------------------------------------|-----|--------------------|-------|
| | — | — | | — | | _ | _ |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 |
| — | | INT2IP<2:0> | | | _ | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable bit | | U = Unimplemented bit, read as '0' | | | |
| -n = Value at F | POR | '1' = Bit is set | | '0' = Bit is cleared | | x = Bit is unknown | |
| | | | | | | | |
| bit 15-7 | Unimplemen | ted: Read as '0 |)' | | | | |
| bit 6-4 | INT2IP<2:0>: | External Interr | upt 2 Priority | bits | | | |
| | 111 = Interrup | ot is priority 7 (ł | nighest priorit | ty interrupt) | | | |
| | • | | | | | | |
| | • | | | | | | |
| | • | at io priority 1 | | | | | |
| | 001 = Interrup | ot is priority i ot source is dis: | abled | | | | |
| | | | abica | | | | |
| hit 2 0 | Unimplomon | tod. Dood oo 'a | · ' | | | | |

REGISTER 7-17: IPC7: INTERRUPT PRIORITY CONTROL REGISTER 7

| Function | RPnR<4:0> | Output Name |
|----------|-----------|--------------------------------------|
| NULL | 00000 | RPn tied to default port pin |
| U1TX | 00011 | RPn tied to UART1 Transmit |
| U1RTS | 00100 | RPn tied to UART1 Ready To Send |
| SDO1 | 00111 | RPn tied to SPI1 Data Output |
| SCK1OUT | 01000 | RPn tied to SPI1 Clock Output |
| SS1OUT | 01001 | RPn tied to SPI1 Slave Select Output |
| OC1 | 10010 | RPn tied to Output Compare 1 |
| OC2 | 10011 | RPn tied to Output Compare 2 |

TABLE 10-2: OUTPUT SELECTION FOR REMAPPABLE PIN (RPn)

10.4.3 CONTROLLING CONFIGURATION CHANGES

Because peripheral remapping can be changed during run time, some restrictions on peripheral remapping are needed to prevent accidental configuration changes. PIC24H devices include three features to prevent alterations to the peripheral map:

- Control register lock sequence
- Continuous state monitoring
- Configuration bit pin select lock

10.4.3.1 Control Register Lock

Under normal operation, writes to the RPINRx and RPORx registers are not allowed. Attempted writes appear to execute normally, but the contents of the registers remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the IOLOCK bit (OSCCON<6>). Setting IOLOCK prevents writes to the control registers; clearing IOLOCK allows writes.

To set or clear IOLOCK, a specific command sequence must be executed:

- 1. Write 0x46 to OSCCON<7:0>.
- 2. Write 0x57 to OSCCON<7:0>.
- 3. Clear (or set) IOLOCK as a single operation.

| Note: | MPLAB [®] C30 provides built-in C language functions for unlocking the OSCCON register: |
|-------|--|
| | builtin_write_OSCCONL(value) builtin_write_OSCCONH(value) See MPLAB IDF Help for more |
| | information. |

Unlike the similar sequence with the oscillator's LOCK bit, IOLOCK remains in one state until changed. This allows all of the peripheral pin selects to be configured with a single unlock sequence followed by an update to all control registers, then locked with a second lock sequence.

10.4.3.2 Continuous State Monitoring

In addition to being protected from direct writes, the contents of the RPINRx and RPORx registers are constantly monitored in hardware by shadow registers. If an unexpected change in any of the registers occurs (such as cell disturbances caused by ESD or other external events), a configuration mismatch Reset will be triggered.

10.4.3.3 Configuration Bit Pin Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the RPINRx and RPORx registers. The IOL1WAY (FOSC<5>) configuration bit blocks the IOLOCK bit from being cleared after it has been set once. If IOLOCK remains set, the register unlock procedure will not execute, and the peripheral pin select control registers cannot be written to. The only way to clear the bit and re-enable peripheral remapping is to perform a device Reset.

In the default (unprogrammed) state, IOL1WAY is set, restricting users to one write session. Programming IOL1WAY allows user applications unlimited access (with the proper use of the unlock sequence) to the peripheral pin select registers.

10.5 Peripheral Pin Select Registers

The PIC24HJ12GP201/202 devices implement 17 registers for remappable peripheral configuration:

- Input Remappable Peripheral Registers (9)
- Output Remappable Peripheral Registers (8)

Note: Input and Output Register values can only be changed if OSCCON<IOLOCK> = 0. See Section 10.4.3.1 "Control Register Lock" for a specific command sequence. REGISTER 12-1: T2CON CONTROL REGISTER

| R/W-0 | U-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|-----------------|---|---|--|-----------------------|------------------|-----------------|-------|
| TON | _ | TSIDL | _ | _ | _ | _ | _ |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | U-0 |
| — | TGATE | TCKPS | S<1:0> | T32 | — | TCS | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable I | bit | W = Writable | bit | U = Unimplei | mented bit, read | as '0' | |
| -n = Value at P | OR | '1' = Bit is set | | '0' = Bit is cle | eared | x = Bit is unkn | iown |
| bit 15 | When T32 = 1 1 = Starts 32- 0 = Stops 32- When T32 = 0 1 = Starts 16- 0 = Stops 16- | On bit <u>L:</u> bit Timer2/3 bit Timer2/3 D: bit Timer2 bit Timer2 | | | | | |
| bit 14 | Unimplemen | ted: Read as 'd |)' | | | | |
| bit 13 | TSIDL: Stop i | n Idle Mode bit | | | | | |
| | 1 = Discontinu 0 = Continue | ue module oper module operati | ration when d on in Idle mo | evice enters lo de | lle mode | | |
| bit 12-7 | Unimplemen | ted: Read as 'd |)' | | | | |
| bit 6 | TGATE: Time | r2 Gated Time | Accumulation | n Enable bit | | | |
| | When TCS = This bit is igno When TCS = 1 = Gated tim 0 = Gated tim | <u>1:</u> pred. <u>0:</u> e accumulatior e accumulatior | n enabled n disabled | | | | |
| bit 5-4 | TCKPS<1:0> | : Timer2 Input | Clock Prescal | e Select bits | | | |
| | 11 = 1:256 10 = 1:64 01 = 1:8 00 = 1:1 | | | | | | |
| bit 3 | T32: 32-bit Tin 1 = Timer2 an 0 = Timer2 an | mer Mode Sele nd Timer3 form nd Timer3 act a | ect bit a single 32-bi s two 16-bit ti | it timer mers | | | |
| bit 2 | Unimplemen | ted: Read as 'd |)' | | | | |
| bit 1 | TCS: Timer2 | Clock Source S | Select bit | | | | |
| | 1 = External c 0 = Internal cl | clock from pin T lock (FCY) | 2CK (on the | rising edge) | | | |
| bit 0 | Unimplemen | ted: Read as ' |)' | | | | |



| R/W-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
|-----------------|---|---|--|---|-----------------|-----------------|-------|--|--|
| ADRC | _ | _ | | | SAMC<4:0>(| 1) | | | |
| bit 15 | | | | | | | bit 8 | | |
| | | | | | | | | | |
| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
| | | | ADCS | <7:0> ⁽²⁾ | | | | | |
| bit 7 | | | | | | | bit 0 | | |
| | | | | | | | | | |
| Legend: | | | | | | | | | |
| R = Readable | bit | W = Writable b | it | U = Unimplei | mented bit, rea | ad as '0' | | | |
| -n = Value at I | POR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unkr | nown | | |
| bit 15 | ADRC: ADC | Conversion Cloo | ck Source bit | | | | | | |
| | 1 = ADC inter 0 = Clock der | nal RC clock ived from syster | n clock | | | | | | |
| bit 14-13 | Unimplemen | ted: Read as '0 | , | | | | | | |
| bit 12-8 | SAMC<4:0>: Auto Sample Time bits ⁽¹⁾ | | | | | | | | |
| | 11111 = 31 T | AD | | | | | | | |
| | • | | | | | | | | |
| | • | | | | | | | | |
| | 00001 = 1 TA 00000 = 0 TA | D D | | | | | | | |
| bit 7-0 | ADCS<7:0>: | ADC Conversio | n Clock Sele | ct bits ⁽²⁾ | | | | | |
| | 11111111 = | Reserved | | | | | | | |
| | • | | | | | | | | |
| | • | | | | | | | | |
| | • | | | | | | | | |
| | • | | | | | | | | |
| | 01000000 = 00111111 = | Reserved Tcy · (ADCS<7 | :0> + 1) = 64 | • TCY = TAD | | | | | |
| | • | | | | | | | | |
| | • | | | | | | | | |
| | • | | | | | | | | |
| | 00000010 = 00000001 = 00000000 = | TCY · (ADCS<7 TCY · (ADCS<7 TCY · (ADCS<7 | :0> + 1) = 3 :0> + 1) = 2 :0> + 1) = 1 | TCY = TAD TCY = TAD TCY = TAD | | | | | |
| | | | - '/ ' | | | | | | |

REGISTER 18-3: AD1CON3: ADC1 CONTROL REGISTER 3

- **Note 1:** These bits are used only if the SSRC<2:0> bits (AD1CON1<7:5>) = 111.
 - 2: These bits are not used if the ADRC bit (AD1CON3<15>) = 1.

REGISTER 18-4: AD1CHS123: ADC1 INPUT CHANNEL 1, 2, 3 SELECT REGISTER

| U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 |
|--------------|-----|----------------|-----|----------------|-------------------------|---------|---------|
| — | _ | — | _ | _ | CH123 | NB<1:0> | CH123SB |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 |
| — | _ | — | _ | _ | CH123NA<1:0> | | CH123SA |
| bit 7 | • | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable I | hit | II = I Inimple | emented hit read as '0' | | |

| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | l as '0' |
|-------------------|------------------|-----------------------------|--------------------|
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 15-11 Unimplemented: Read as '0'

bit 10-9 CH123NB<1:0>: Channel 1, 2, 3 Negative Input Select for Sample B bits PIC24HJ12GP201 devices only: If AD12B = 1:

11 = Reserved

10 = Reserved

01 = Reserved

00 = Reserved

If AD12B = 0:

11 = Reserved

10 = CH1 negative input is AN6, CH2 negative input is AN7, CH3 negative input is not connected

01 = CH1, CH2, CH3 negative input is VREF-

00 = CH1, CH2, CH3 negative input is VREF-

PIC24HJ12GP202 devices only:

If AD12B = 1: 11 = Reserved 10 = Reserved

01 = Reserved

01 - Reserved

00 = Reserved

If AD12B = 0:

11 = CH1 negative input is AN9, CH2 and CH3 negative inputs are not connected

10 = CH1 negative input is AN6, CH2 negative input is AN7, CH3 negative input is AN8

01 = CH1, CH2, CH3 negative input is VREF-

00 = CH1, CH2, CH3 negative input is VREF-

TABLE 20-2: INSTRUCTION SET OVERVIEW (CONTINUED)

| Base Instr # | Assembly Mnemonic | Assembly Syntax | | Description | # of Words | # of Cycles | Status Flags Affected |
|--------------------|----------------------|-----------------|---------------|---|---------------|----------------|--------------------------|
| 47 | RCALL | RCALL | Expr | Relative Call | 1 | 2 | None |
| | | RCALL | Wn | Computed Call | 1 | 2 | None |
| 48 | REPEAT | REPEAT | #lit14 | Repeat Next Instruction lit14 + 1 times | 1 | 1 | None |
| | | REPEAT | Wn | Repeat Next Instruction (Wn) + 1 times | 1 | 1 | None |
| 49 | RESET | RESET | | Software device Reset | 1 | 1 | None |
| 50 | RETFIE | RETFIE | | Return from interrupt | 1 | 3 (2) | None |
| 51 | RETLW | RETLW | #lit10,Wn | Return with literal in Wn | 1 | 3 (2) | None |
| 52 | RETURN | RETURN | | Return from Subroutine | 1 | 3 (2) | None |
| 53 | RLC | RLC | f | f = Rotate Left through Carry f | 1 | 1 | C,N,Z |
| | | RLC | f,WREG | WREG = Rotate Left through Carry f | 1 | 1 | C,N,Z |
| | | RLC | Ws,Wd | Wd = Rotate Left through Carry Ws | 1 | 1 | C,N,Z |
| 54 | RLNC | RLNC | f | f = Rotate Left (No Carry) f | 1 | 1 | N,Z |
| | | RLNC | f,WREG | WREG = Rotate Left (No Carry) f | 1 | 1 | N,Z |
| | | RLNC | Ws,Wd | Wd = Rotate Left (No Carry) Ws | 1 | 1 | N,Z |
| 55 | RRC | RRC | f | f = Rotate Right through Carry f | 1 | 1 | C,N,Z |
| | | RRC | f,WREG | WREG = Rotate Right through Carry f | 1 | 1 | C,N,Z |
| | | RRC | Ws,Wd | Wd = Rotate Right through Carry Ws | 1 | 1 | C,N,Z |
| 56 | RRNC | RRNC | f | f = Rotate Right (No Carry) f | 1 | 1 | N,Z |
| | | RRNC | f,WREG | WREG = Rotate Right (No Carry) f | 1 | 1 | N,Z |
| | | RRNC | Ws,Wd | Wd = Rotate Right (No Carry) Ws | 1 | 1 | N,Z |
| 57 | SE | SE | Ws,Wnd | Wnd = sign-extended Ws | 1 | 1 | C,N,Z |
| 58 | SETM | SETM | f | f = 0xFFFF | 1 | 1 | None |
| | | SETM | WREG | WREG = 0xFFFF | 1 | 1 | None |
| | | SETM | Ws | Ws = 0xFFFF | 1 | 1 | None |
| 59 | SL | SL | f | f = Left Shift f | 1 | 1 | C,N,OV,Z |
| | | SL | f,WREG | WREG = Left Shift f | 1 | 1 | C,N,OV,Z |
| | | SL | Ws,Wd | Wd = Left Shift Ws | 1 | 1 | C,N,OV,Z |
| | | SL | Wb,Wns,Wnd | Wnd = Left Shift Wb by Wns | 1 | 1 | N,Z |
| | | SL | Wb,#lit5,Wnd | Wnd = Left Shift Wb by lit5 | 1 | 1 | N,Z |
| 60 | SUB | SUB | f | f = f – WREG | 1 | 1 | C,DC,N,OV,Z |
| | | SUB | f,WREG | WREG = f – WREG | 1 | 1 | C,DC,N,OV,Z |
| | | SUB | #lit10,Wn | Wn = Wn – lit10 | 1 | 1 | C,DC,N,OV,Z |
| | | SUB | Wb,Ws,Wd | Wd = Wb – Ws | 1 | 1 | C,DC,N,OV,Z |
| | | SUB | Wb,#lit5,Wd | Wd = Wb – lit5 | 1 | 1 | C,DC,N,OV,Z |
| 61 | SUBB | SUBB | f | $f = f - WREG - (\overline{C})$ | 1 | 1 | C,DC,N,OV,Z |
| | | SUBB | f,WREG | WREG = f – WREG – (\overline{C}) | 1 | 1 | C,DC,N,OV,Z |
| | | SUBB | #lit10,Wn | $Wn = Wn - lit10 - (\overline{C})$ | 1 | 1 | C,DC,N,OV,Z |
| | | SUBB | Wb.Ws.Wd | $Wd = Wb - Ws - (\overline{C})$ | 1 | 1 | |
| | | SUBB | Wb #lit5 Wd | $Wd = Wb - lit5 - (\overline{C})$ | 1 | 1 | |
| 62 | SIIBD | SUBB | f | f = WREG - f | 1 | 1 | |
| 02 | DODIC | SUBP | f WPFC | WREG = WREG = f | 1 | 1 | |
| | | SUBP | Wh Wg Wd | Wd = Ws - Wb | 1 | 1 | |
| | | SUBP | Wb,#lit5 Wd | Wd = Wb | 1 | 1 | |
| 62 | GUDDD | GUDDD | 40, #1103, Ma | $f = WDEC = f = (\overline{C})$ | 1 | 1 | |
| 03 | SUBBR | SUBBR | 1 | 1 - WREG - 1 - (C) | | 1 | |
| | | SUBBR | i,WREG | WREG = WREG - I - (C) | 1 | 1 | C,DC,N,OV,Z |
| | | SUBBR | Wb,Ws,Wd | wd = Ws – Wb – (C) | | 1 | C,DC,N,OV,Z |
| L | | SUBBR | Wb,#lit5,Wd | Wd = lit5 - Wb - (C) | 1 | 1 | C,DC,N,OV,Z |
| 64 | SWAP | SWAP.b | Wn | Wn = nibble swap Wn | 1 | 1 | None |
| | | SWAP | Wn | Wn = byte swap Wn | 1 | 1 | None |
| 65 | TBLRDH | TBLRDH | Ws,Wd | Read Prog<23:16> to Wd<7:0> | 1 | 2 | None |

TABLE 22-28: SPIx MAXIMUM DATA/CLOCK RATE SUMMARY

| AC CHARACTERISTICS | | | Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature-40°C ≤TA ≤+85°C for Industrial-40°C ≤TA ≤+125°C for Extended | | | |
|----------------------|--|---|--|-----|-----|-----|
| Maximum Data Rate | Master Transmit Only (Half-Duplex) | Master Transmit/Receive (Full-Duplex) | Slave Transmit/Receive (Full-Duplex) | CKE | СКР | SMP |
| 15 Mhz | Table 22-29 | — | — | 0,1 | 0,1 | 0,1 |
| 9 Mhz | | Table 22-30 | _ | 1 | 0,1 | 1 |
| 9 Mhz | _ | Table 22-31 | — | 0 | 0,1 | 1 |
| 15 Mhz | | — | Table 22-32 | 1 | 0 | 0 |
| 11 Mhz | _ | — | Table 22-33 | 1 | 1 | 0 |
| 15 Mhz | | _ | Table 22-34 | 0 | 1 | 0 |
| 11 Mhz | | _ | Table 22-35 | 0 | 0 | 0 |

FIGURE 22-9: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY CKE = 0) TIMING CHARACTERISTICS



FIGURE 22-10: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY CKE = 1) TIMING CHARACTERISTICS





FIGURE 22-11: SPIx MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING CHARACTERISTICS

TABLE 22-30:SPIX MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING
REQUIREMENTS

| AC CHARACTERISTICS | | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+125°C for Extended | | | | |
|--------------------|-----------------------|---|--|------------|----|-----|---|
| Param No. | Symbol | Characteristic ⁽¹⁾ | Min | Conditions | | | |
| SP10 | TscP | Maximum SCK Frequency | — | — | 9 | MHz | See Note 3 |
| SP20 | TscF | SCKx Output Fall Time | _ | — | _ | ns | See parameter DO32 and Note 4 |
| SP21 | TscR | SCKx Output Rise Time | _ | — | — | ns | See parameter DO31 and Note 4 |
| SP30 | TdoF | SDOx Data Output Fall Time | — | — | — | ns | See parameter DO32 and Note 4 |
| SP31 | TdoR | SDOx Data Output Rise Time | — | — | — | ns | See parameter DO31 and Note 4 |
| SP35 | TscH2doV, TscL2doV | SDOx Data Output Valid after SCKx Edge | _ | 6 | 20 | ns | _ |
| SP36 | TdoV2sc, TdoV2scL | SDOx Data Output Setup to First SCKx Edge | 30 | — | — | ns | _ |
| SP40 | TdiV2scH, TdiV2scL | Setup Time of SDIx Data Input to SCKx Edge | 30 | — | _ | ns | _ |
| SP41 | TscH2diL, TscL2diL | Hold Time of SDIx Data Input to SCKx Edge | 30 | — | — | ns | _ |

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

- **3:** The minimum clock period for SCKx is 111 ns. The clock generated in Master mode must not violate this specification.
- **4:** Assumes 50 pF load on all SPIx pins.

28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | INCHES | | | |
|----------------------------|----------|----------|-------|-------|
| Dimensior | n Limits | MIN | NOM | MAX |
| Number of Pins | Ν | | 28 | |
| Pitch | е | .100 BSC | | |
| Top to Seating Plane | Α | - | - | .200 |
| Molded Package Thickness | A2 | .120 | .135 | .150 |
| Base to Seating Plane | A1 | .015 | - | - |
| Shoulder to Shoulder Width | E | .290 | .310 | .335 |
| Molded Package Width | E1 | .240 | .285 | .295 |
| Overall Length | D | 1.345 | 1.365 | 1.400 |
| Tip to Seating Plane | L | .110 | .130 | .150 |
| Lead Thickness | с | .008 | .010 | .015 |
| Upper Lead Width | b1 | .040 | .050 | .070 |
| Lower Lead Width | b | .014 | .018 | .022 |
| Overall Row Spacing § | eB | _ | _ | .430 |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B

18-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| | N | ILLIMETER | S | |
|-----------------------|--------|------------------|----------|------|
| Dimension | Limits | MIN | NOM | MAX |
| Contact Pitch | E | | 1.27 BSC | |
| Contact Pad Spacing | С | | 9.40 | |
| Contact Pad Width | Х | | | 0.60 |
| Contact Pad Length | Y | | | 2.00 |
| Distance Between Pads | Gx | 0.67 | | |
| Distance Between Pads | G | 7.40 | | |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2051A

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





| | MILLIMETERS | | | | | |
|--------------------------|-------------|-----------|-----------|------|--|--|
| Dimensior | MIN | NOM | MAX | | | |
| Number of Pins | N | | 28 | | | |
| Pitch | е | | 1.27 BSC | | | |
| Overall Height | A | - | - | 2.65 | | |
| Molded Package Thickness | A2 | 2.05 | - | - | | |
| Standoff § | A1 | 0.10 | - | 0.30 | | |
| Overall Width | E | | 10.30 BSC | | | |
| Molded Package Width | E1 | 7.50 BSC | | | | |
| Overall Length | D | 17.90 BSC | | | | |
| Chamfer (Optional) | h | 0.25 | - | 0.75 | | |
| Foot Length | L | 0.40 | - | 1.27 | | |
| Footprint | L1 | 1.40 REF | | | | |
| Lead Angle | Θ | 0° | - | - | | |
| Foot Angle | φ | 0° | - | 8° | | |
| Lead Thickness | С | 0.18 | - | 0.33 | | |
| Lead Width | b | 0.31 | - | 0.51 | | |
| Mold Draft Angle Top | α | 5° | - | 15° | | |
| Mold Draft Angle Bottom | β | 5° | - | 15° | | |

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing C04-052C Sheet 2 of 2

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| Microchip Trader Architecture — Flash Memory Fa Program Memory Product Group Pin Count — Tape and Reel Fl Temperature Ran Package — Pattern — | nark — nmily - v Size (ag (if a nge | (KB) | PIC 24 HJ 12 GP2 02 T E / SP - XXX | Examples: a) PIC24HJ12GP202-E/SP: General purpose PIC24H, 12 KB program memory, 28-pin, Extended temp., SPDIP package. |
|--|--|-------------|--|--|
| Architecture: | 24 | = | 16-bit Microcontroller | |
| Flash Memory Family: | HJ | = | Flash program memory, 3.3V | |
| Product Group: | GP2 | = | General purpose family | |
| Pin Count: | 01 02 | = = | 18-pin 28-pin | |
| Temperature Range: | I E | = = | -40° C to +85° C (Industrial) -40° C to +125° C (Extended) | |
| Package: | P SP SO ML SS | = = = | Plastic Dual In-Line - 300 mil body (PDIP) Skinny Plastic Dual In-Line - 300 mil body (SPDIP) Plastic Small Outline - Wide, 7.50 mil body (SOIC) Plastic Quad, No Lead Package - 6x6 mm body (QFN) Plastic Shrink Small Outline - 5.3 mm body (SSOP) | |