

Welcome to E-XFL.COM

Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	5.2 ns
Voltage Supply - Internal	3V ~ 3.6V
Number of Logic Elements/Blocks	32
Number of Macrocells	1024
Number of Gates	-
Number of I/O	317
Operating Temperature	0°C ~ 90°C (TJ)
Mounting Type	Surface Mount
Package / Case	484-BBGA
Supplier Device Package	484-FPBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lc51024mv-52fn484c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

AND-Array

The programmable AND-Array consists of 68 inputs and 164 output product terms. The 68 inputs from the GRP are used to form 136 lines in the AND-Array (true and complement of the inputs). Each line in the array can be connected to any of the 164 output product terms via a wired AND. Each of the 160 logic product terms feed the Dual-OR Array with the remaining four control product terms feeding the Shared PT Clock, Shared PT Clock Enable, Shared PT Reset and Shared PT OE. Starting with PTO sets of five product terms form product terms, the first, third, fourth and fifth product terms of each cluster can be used as a PTOE, PT Clock, PT Preset and PT Reset, respectively. Figure 5 is a graphical representation of the AND-Array.

Figure 5. AND Array



Dual-OR Array (Including Arithmetic Support)

The Dual-OR Array consists of 64 OR gates. There are two OR gates per macrocell in the MFB. These OR gates are referred to as the Expandable PTSA OR gate and the PTSA-Bypass OR gate. The PTSA-Bypass OR gate receives its five inputs from the combination of product terms associated with the product term cluster. The PTSA-Bypass OR gate feeds the macrocell directly for fast narrow logic. The Expandable PTSA OR gate receives five inputs from the combination of product terms associated with the product term cluster. It also receives an additional input from the Expanded PTSA OR gate of the N-7 macrocell, where N is the number of the macrocell associated with the current OR gate. The Expandable PTSA OR gate feeds the PTSA for sharing with other product terms and the N+7 Expandable PTSA OR gate. This allows cascading of multiple OR gates for wide functions. There is a small timing adder for each level of expansion. Figure 6 is a graphical representation of the Dual-OR Array.

The Dual-OR PT sharing array also contains logic to aid in the efficient implementation of arithmetic functions. This logic takes Carry In and allows the generation of Carry Out along with a SUM signal. Subtractors can be implemented using the two's complement method. Carry is propagated from macrocells 0 to macrocell 31. Macrocell zero can have its carry input connected to the carry output of macrocell 31 in an adjacent MFB or it can be set to zero or one. If a macrocell is not used in an arithmetic function carry can bypass it. The carry chain flows is the same as that for PT cascading.

CAM Mode

In CAM Mode the multi-function array is configured as a Ternary Content Addressable Memory (CAM). CAM behaves like a reverse memory where the input is data and the output is an address. It can be used to perform a variety of high-performance look-up functions. As such, CAM has two modes of operation. In write or update mode the CAM behaves as a RAM and data is written to the supplied address. In read or compare operations data is supplied to the CAM and if this matches any of the data in the array the Match and Multiple Match (if there is more than one match) flags are set to true and the lowest address with matching data is output. The CAM contains 128 entries of 48 bits. Figure 13 shows the block diagram of the CAM.

To further enhance the flexibility of the CAM a mask register is available. If enabled during updates, bits corresponding with those set to 1 in the mask register are not updated. If enabled during compare operations, bits corresponding to those set to 1 in the mask register are not included in the compare. A write don't care signal allows don't cares to be programmed into the CAM if desired. Like other write operations the mask register controls this.

The write/comp data, write address, write enable, write chip select, and write don't care signals are synchronous. The CAM Output signals, match flag, and multimatch flag can be synchronous or asynchronous. The Enable mask register input is not latched but must meet setup and hold times relative to the write clock. All inputs must use the same clock and clock enable signals. All outputs must use the same clock and clock enable signals. Reset is common for both inputs and outputs. Table 9 shows the allowable sources for clock, clock enable, and reset for the various CAM registers.

Figure 13. CAM Mode



Table 9. Register Clocks, Clock Enables, and Initialization in CAM Mode

Register	Input	Source
Write data, Write address,	Clock	CLK or one of the global clocks (CLK0 - CLK3). Each of these signals can be inverted if required.
enable mask register, write enable, write chip select, and write don't care. CAM Output.	Clock Enable	WE or one of the global clocks (CLK1 - CLK 2). Each of these signals can be inverted if required.
Match, and Multimatch	Reset	Created by the logical OR of the global reset signal and RST. RST is routed by the multifunction array from GRP, with inversion if desired

Lattice Semiconductor



Figure 15. PLL Block Diagram

In order to facilitate the multiply and divide capabilities of the PLL, each PLL has dividers associated with it: M, N and K. The M divider is used to divide the clock signal, while the N divider is used to multiply the clock signal. The K divider is only used when a secondary clock output is needed. This divider divides the primary clock output and feeds to a separate global clock net. The V divider is used to provide lower frequency output clocks, while maintaining a stable, high frequency output from the PLL's VCO circuit. The PLL also has a delay feature that allows the output clock to be advanced or delayed to improve set-up and clock-to-out times for better performance. For more information on the PLL, please refer to TN1003, <u>sysCLOCK PLL Usage Guide for ispXPGA, ispGDX2, ispXPLD and ispMACH 5000VG Devices</u>.

Lattice Semiconductor

Figure 17. I/O Cell



Table 10. Shared PTOE Segments

Device	MFBs Associated With Segments
ispXPLD 5256MX	(A, B, C, D) (E, F, G, H)
ispXPLD 5512MX	(A, B, C, D) (E, F, G, H) (I, J, K, L) (M, N, O, P)
ispXPLD 5768MX	(A, B, C, D) (E, F, G, H) (I, J, K, L) (M, N, O, P) (Q, R, S, T) (U, V, W, Z)
IspXPLD 51024MX	(A, B, C, D) (E, F, G, H) (I, J, K, L) (M, N, O, P) (Q, R, S, T) (U, V, W, Z) (Y, Z, AA, AB) (AC, AD, AE, AF)

sysIO Standards

Each I/O within a bank is individually configurable based on the V_{CCO} and V_{REF} settings. Some standards also require the use of an external termination voltage. Table 12 lists the sysIO standards with the typical values for V_{CCO} , V_{REF} and V_{TT} . For more information on the sysIO capability, refer to TN1000, sysIO Usage Guidelines for Lattice Devices.

Table 11. Number of I/Os per Bank

Device	Maximum Number of I/Os per Bank (n)
ispXPLD 5256MX	36
ispXPLD 5512MX	68
ispXPLD 5768MX	96
ispXPLD 51024MX	96

Programmable Slew Rate

The slew rate of outputs is carefully controlled. When outputs are configured as LVCMOS the devices support two slew rates. This allows system noise and performance to be balanced in a design.

Programmable Bus-Maintenance

All general-purpose inputs have programmable bus maintenance circuitry. These are intended to maintain a valid logic level into a device when driving devices go into the tri-state mode. Four options are available for users: pull-up, pull-down, bus-keeper, or nothing.

Expanded In-System Programmability (ispXP)

The ispXPLD 5000MX family utilizes a combination of EEPROM non-volatile cells and SRAM technology to deliver a logic solution that provides "instant-on" at power-up, a convenient single chip solution, and the capability for infinite reconfiguration. A non-volatile array distributed within the device stores the device configuration. At power-up this information is transferred in a massively parallel fashion into SRAM bits that control the operation of the device. Figure 18 shows the different ports and modes that are used in the configuration and programming of the ispXPLD 5000MX devices.

Figure 18. ispXP Block Diagram



IEEE 1532 ISP

In-system programming of devices provides a number of significant benefits including rapid prototyping, lower inventory levels, higher quality and the ability to make in-field modifications. All ispXPLD 5000MX devices provide in-system programmability through their Boundary Scan Test Access Port. This capability has been implemented in a manner that ensures that the port remains compliant to the IEEE 1532 standard. By using IEEE 1532 as the communication interface through which ISP is achieved, customers get the benefit of a standard, well-defined interface.

The IEEE1532 programming interface allows programming of either the non-volatile array or reconfiguration of the SRAM bits.

The ispXPLD 5000MX devices can be programmed across the commercial temperature and voltage range. The PC-based Lattice software facilitates in-system programming of ispXPLD 5000MX devices. The software takes the JEDEC file output produced by the design implementation software, along with information about the scan chain, and creates a set of vectors used to drive the scan chain. The software can use these vectors to drive a scan chain via the parallel port of a PC. Alternatively, the software can output files in formats understood by common automated test equipment. This equipment can then be used to program ispXPLD 5000MX devices during the testing of a circuit board.

sysCONFIG Interface

In addition to being able to program the device through the IEEE 1532 interface a microprocessor style interface (sysCONFIG interface) allows reconfiguration of the SRAM bits within the device. For more information on the sys-CONFIG capability, refer to TN1026, <u>ispXP Configuration Usage Guidelines</u>.

Security Scheme

A programmable security scheme is provided on the ispXPLD 5000MX devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit prevents readback of the programmed pattern by a device programmer, securing proprietary designs from competitors. The security bit also prevents programming and verification. The entire device must be erased in order to erase the security bit.

Low Power Consumption

The ispXPLD 5000MX devices use zero power non-volatile cells along with full CMOS design to provide low static power consumption. The 1.8V core reduces dynamic power consumption compared with devices with higher core voltages. For information on estimating power consumption, refer to TN1031 Power Estimation in ispXPLD 5000MX Devices.

Density Migration

The ispXPLD 5000MX family has been designed to ensure that different density devices in the same package have compatible pin-outs. Furthermore, the architecture ensures a high success rate when performing design migration from lower density parts to higher density parts. In many cases, it is possible to shift a lower utilization design targeted for a high-density device to a lower density device. However, the exact details of the final resource utilization will impact the likely success in each case.

IEEE 1149.1-Compliant Boundary Scan Testability

All ispXPLD 5000MX devices have boundary scan cells and are compliant to the IEEE 1149.1 standard. This allows functional testing of the circuit board on which the device is mounted through a serial scan path that can access all critical logic notes. Internal boundary scan registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test node data to be captured and shifted out for verification. In addition, these devices can be linked into a board-level serial scan path for board-level testing. The test access port has its own supply voltage and can operate with LVCMOS3.3, 2.5 and 1.8V standards.

sysIO Quick Configuration

To facilitate the most efficient board test, the physical nature of the I/O cells must be set before running any continuity tests. As these tests are fast, by nature, the overhead and time that is required for configuration of the I/Os' physical nature should be minimal so that board test time is minimized. The ispXPLD 5000MX family of devices allows this by offering the user the ability to quickly configure the physical nature of the sysIO cells. This quick configuration takes milliseconds to complete, whereas it takes seconds for the entire device to be programmed. Lattice's ispVM[™] System programming software can either perform the quick configuration through the PC parallel port, or can generate the ATE or test vectors necessary for a third-party test system.

Supply Current (Continued)

Symbol	Parameter	Condition	Min.	Typ. ³	Max.	Units
ispXPLD	51024	•				
		V _{CC} = 3.3V, f = 1.0MHz	_	75	—	mA
I _{CC} ^{1,2}	Operating Power Supply Current	V _{CC} = 2.5V, f = 1.0MHz	—	75	-	mA
		$V_{CC} = 1.8V, f = 1.0MHz$	—	55		mA
	Chandley Dawyer Cymreity Cymreit	$V_{CCO} = 3.3V$, f = 1.0MHz, unloaded	—	4		mA
I _{CCO}	(per I/O Bank)	$V_{CCO} = 2.5V$, f = 1.0MHz, unloaded		4	_	mA
		$V_{CCO} = 1.8V$, f = 1.0MHz, unloaded		3		mA
	DLL Dawar Swanky Swaret	V _{CCP} = 3.3V, f = 10MHz	-	11	_	mA
I _{CCP}	(per PLL Bank)	V _{CCP} = 2.5V, f = 10MHz	- 1	11		mA
	(**************************************	V _{CCP} = 1.8V, f = 10MHz		3		mA
		V _{CCJ} = 3.3V	—	1		mA
I _{CCJ}	Supply Current	V _{CCJ} = 2.5V	► -	1		mA
		$V_{CCJ} = 1.8V$	_	1		mA

Device configured with 16-bit counters.
ICC varies with specific device configuration and operating frequency.

3. $T_A = 25^{\circ}C$

ispXPLD 5000MX Family Internal Switching Characteristics

	Base -4 -45		15	-	5	-52		-75					
Parameter	Description	Parameter	Min.	Max.	Units								
In/Out Delays													
t _{IN}	Input Buffer Delay	_		0.70	—	0.91		0.96		1.11		1.30	ns
t _{GCLK_IN}	Global Clock Input Buffer Delay	_	_	0.40	_	0.35	_	0.35	F	0.35		0.55	ns
t _{RST}	Global RESET Pin Delay	_	_	3.77	_	4.24	-	4.71		4.71	_	7.07	ns
t _{GOE}	Global OE Pin Delay	_	_	1.98	_	2.66	-	2.34)_`	2.87		3.27	ns
t _{BUF}	Delay through Output Buffer	_	_	1.16	_	1.30		1.45	_	1.60		2.17	ns
t _{EN}	Output Enable Time	_	_	2.52	T	2.84	—	3.16		3.63	—	4.23	ns
t _{DIS}	Output Disable Time	—	_	1.92	-	2.40	—	2.40		2.40		3.60	ns
Routing Delay	S											•	
t _{ROUTE}	Delay through SRP	_		1.95		2.06	-	2.34	-	2.24		3.66	ns
t _{INREG}	Input Buffer to Macrocell Register Delay	-		0.60	_	0.60	-	0.60		0.47	_	1.63	ns
t _{PTSA}	Product Term Sharing Array Delay	X	_	0.50	_	0.50	-	0.53	_	0.83	_	1.34	ns
t _{FBK}	Internal Feedback Delay	-	—	0.19		0.02	-	0.39		0.03	_	0.60	ns
t _{GCLK}	Global Clock Tree Delay		_	0.52		0.32	—	0.72		0.82	_	0.78	ns
t _{BCLK}	Block PT Clock Delay	_		0.12	-	0.14	_	0.15	_	0.15	_	0.23	ns
t _{PTCLK}	Macrocell PT Clock Delay	_	-	0.12	_	0.14	_	0.15	_	0.15	_	0.23	ns
t _{PLL_DELAY}	Programmable PLL Delay Increment	F		0.30	_	0.30	_	0.30	_	0.30	_	0.30	ns
t _{BSR}	Block PT Reset Delay		—	0.72	_	0.81	_	0.90		0.94	_	1.35	ns
t _{PTSB}	Macrocell PT Set/ Reset Delay		_	0.60	_	0.75	_	0.75		0.75	_	1.13	ns
^t LPTOE	Macrocell PT OE Delay		_	0.83	_	1.19	_	1.04		1.52	_	1.31	ns
t _{SPTOE}	Segment PT OE Delay	—	_	0.83	_	1.19	_	1.04		1.52	_	1.31	ns
t _{OSA}	Output Sharing Array Delay	_		0.80		0.90	_	1.00		1.00	_	1.50	ns
t _{PTOE}	Global PT OE Delay	—	—	0.83	—	1.04	—	1.04	—	1.04	—	1.56	ns
t _{PDB}	5-PT Bypass Propagation Delay	_		0.20	_	0.23	_	0.25	_	0.25	_	0.38	ns
t _{PDI}	Macrocell Propagation Delay	_		0.50		0.93	_	0.72		0.72	_	1.04	ns

Over Recommended Operating Conditions

ispXPLD 5000MX Family Internal Switching Characteristics (Continued)

	Base -4 -45 -5		5	-52		-75							
Parameter	Description	Parameter	Min.	Max.	Units								
t _{SPADDH}	Address Hold time after Clock Time	—	-0.01	_	-0.01	_	-0.01	_	-0.01		-0.01	_	ns
t _{SPRWS}	R/W Setup before Clock Time	—	-0.27	_	-0.27	_	-0.27	_	-0.27		-0.21	—	ns
t _{SPRWH}	R/W Hold time after Clock Time	—	-0.01	—	-0.01	—	-0.01		-0.01		-0.01	—	ns
t _{SPDATAS}	Data Setup before Clock Time	—	-0.27	—	-0.27	_	-0.27	—	-0.27	—	-0.21		ns
t _{SPDATAH}	Data Hold time after Clock Time	_	-0.01	—	-0.01		-0.01		-0.01		-0.01	-	ns
t _{SPCLKO}	Clock to Output Delay	_	—	5.97		5.97	_	5.97	_	5.97	—	9.86	ns
t _{SPRSTO}	Reset to RAM Output Delay	—	—	3.30		3.30	_	3.30		3.30		4.29	ns
t _{SPRSTR}	Reset Recovery Time	—	1.20	_	1.20	-	1.20	-	1.20		1.56	—	ns
t _{SPRSTPW}	Reset Pulse Width	-	0.14		0.14	—	0.14		0.14	—	0.19	_	ns
Pseudo Dual F	Port RAM									1	1	1	
t _{PDPMSS}	Memory Select Setup Before Clock		-0.27		-0.27		-0.22		-0.22	_	-0.21	_	ns
t _{PDPMSH}	Memory Select Hold time after Clock		-0.01	-	-0.01		-0.01	_	-0.01	_	-0.01	_	ns
t _{PDPRCES}	Clock Enable Setup before Read Clock Time)	2.33		2.33	-	2.91	_	2.91	_	3.03	_	ns
t _{PDPRCEH}	Clock Enable Hold time after Read Clock Time	-	-2.95		-2.95	_	-2.36	_	-2.36	_	-2.27	_	ns
t _{PDPWCES}	Clock Enable Setup before Write Clock Time	F	1.87	_	1.87	_	2.34	_	2.34	_	2.43	_	ns
t _{PDPWCEH}	Clock Enable Hold time after Write Clock Time		-2.95	_	-2.95	_	-2.36	_	-2.36	_	-2.27	_	ns
t _{PDPRADDS}	Read Address Setup before Read Clock Time		-0.27	_	-0.27	_	-0.22	_	-0.22	_	-0.21	_	ns
t _{PDPRADDH}	Read Address Hold after Read Clock Time	_	-0.01	_	-0.01	_	-0.01	_	-0.01	_	-0.01	_	ns
t _{PDPWADDS}	Write Address Setup before Write Clock Time	_	-0.27	_	-0.27	_	-0.22	_	-0.22	_	-0.21	_	ns
t _{PDPWADDH}	Write Address Hold after Write Clock Time	_	-0.01	_	-0.01	_	-0.01	_	-0.01	_	-0.01	_	ns
t _{PDPRWS}	R/W Setup before Clock Time	—	-0.27	—	-0.27	—	-0.22	—	-0.22	—	-0.21	_	ns

Over Recommended Operating Conditions

ispXPLD 5000MX Family Internal Switching Characteristics (Continued)

		Base	-	4	-4	45	-	5	-52		-75		
Parameter	Description	Parameter	Min.	Max.	Units								
t _{DPCEBS}	Clock Enable B Setup before Clock B Time	_	2.33	_	2.33	_	2.33	_	2,33	C	3.03	_	ns
t _{DPCEBH}	Clock Enable Hold B after Clock B Time	_	-2.95	_	-2.95	_	-2.95	_	-2.95	1	-2.27	_	ns
t _{DPADDBS}	Address B Setup before Clock B Time	_	-0.27	_	-0.27	_	-0.27	—	-0.27	_	-0.21	-	ns
t _{DPADDBH}	Address B Hold time after Clock B Time	_	-0.01	_	-0.01		-0.01		-0.01	7	-0.01	Э	ns
t _{DPRWBS}	R/W B Setup before Clock B Time	_	-0.27	-	-0.27	-	-0.27	—	-0.27	-	-0.21	_	ns
t _{DPRWBH}	R/W B Hold time after Clock B Time	_	-0.01		-0.01	-	-0.01		-0.01	_	-0.01	_	ns
t _{DPDATABS}	Write Data B Setup before Clock B Time	—	-0.27	-	-0.27	_	-0.27	-	-0.27		-0.21	_	ns
t _{DPDATABH}	Write Data B Hold after Clock B Time	—	-0.01	-	-0.01	_	-0.01		-0.01	_	-0.01	_	ns
t _{DPRCLKAO}	Read Clock A to Output Delay		_	5.97	-	5.92	-	5.86	_	5.65	_	9.86	ns
t _{DPRCLKBO}	Read Clock B to Output Delay		_	5.16		5.16		5.16	_	5.16	_	6.71	ns
t _{DPCLKSKEW}	Opposite Clock Cycle Delay		1.40		1.40	—	1.40	_	1.40	—	1.83	_	ns
t _{DPRSTO}	Reset to RAM Output Delay	_		3.30	-	3.30	_	3.30	_	3.30	_	4.29	ns
t _{DPRSTR}	Reset Recovery Time	—	1.20		1.20	—	1.20	—	1.20	—	1.56	—	ns
t _{DPRSTPW}	Reset Pulse Width		0.14	-	0.14	—	0.14	—	0.14	—	0.19	—	ns

Over Recommended Operating Conditions

The PT-delay to clock of RAM/FIFO/CAM should be t_{BCLK} instead of t_{PTCLK}.
The PT-delay to set/reset of RAM/FIFO/CAM should be t_{BSR} instead of t_{PTSR}.



Timing v.1.8

ispXPLD 5000MX Family Timing Adders

		Base	-	4	-45		-	5	-52		-75		
Parameter	Description	Param.	Min.	Max.	Units								
t _{IOI} Input Adjusters		•									•		
LVTTL_in	Using 3.3V TTL	t _{IOIN}	—	0.0		0.0	—	0.0	-	0.0		0.0	ns
LVCMOS_18_in	Using 1.8V CMOS	t _{IOIN}	_	0.0	_	0.0	_	0.0		0.0	7	0.0	ns
LVCMOS_25_in	Using 2.5V CMOS	t _{IOIN}	_	0.0	_	0.0	_	0.0		0.0	_	0.0	ns
LVCMOS_33_in	Using 3.3V CMOS	t _{IOIN}	_	0.0		0.0		0.0		0.0	_	0.0	ns
AGP_1X_in	Using AGP 1x	t _{IOIN}	—	1.0	—	1.0		1.0	- 1	1.0		1.0	ns
CTT25_in	Using CTT 2.5V	t _{IOIN}	—	1.0	-	1.0	_	1.0	—	1.0		1.0	ns
CTT33_in	Using CTT 3.3V	t _{IOIN}	—	1.0	—	1.0		1.0	—	1.0		1.0	ns
GTL+_in	Using GTL+	t _{IOIN}	—	0.5	_	0.5	-	0.5		0.5	—	0.5	ns
HSTL_I_in	Using HSTL 2.5V, Class I	t _{IOIN}	_	0.5	-	0.5	_	0.5		0.5		0.5	ns
HSTL_III_in	Using HSTL 2.5V, Class III	t _{IOIN}	_	0.6		0.6	_	0.6	—	0.6	—	0.6	ns
HSTL_IV_in	Using HSTL 2.5V, Class IV	t _{IOIN}	—	0.6	_	0.6	_	0.6		0.6		0.6	ns
LVDS_in	Using Low Volt- age Differential Signaling (LVDS)	t _{IOIN}		0.5	_	0.5	-	0.5	—	0.5	_	0.5	ns
LVPECL_in	Using Low Voltage PECL	t _{IOIN}	_	0.5		0.5		0.5	_	0.5		0.5	ns
PCI_in	Using PCI	t _{IOIN}	-	1.0	—	1.0	—	1.0	—	1.0	—	1.0	ns
SSTL2_I_in	Using SSTL 2.5V, Class I	t _{IOIN}		-0.5		0.5	_	0.5	_	0.5	_	0.5	ns
SSTL2_II_in	Using SSTL 2.5V, Class II	t _{IOIN}		0.5	_	0.5	_	0.5	_	0.5	_	0.5	ns
SSTL3_I_in	Using SSTL 3.3V, Class I	t _{IOIN}	-	0.6		0.6	—	0.6	—	0.6		0.6	ns
SSTL3_II_in	Using SSTL 3.3V, Class II	t _{IOIN}	_	0.6		0.6	—	0.6	—	0.6	_	0.6	ns
t _{IOO} Output Adjusters – C	output Signal Mod	ifiers											
Slow Slew	Using Slow Slew (LVTTL and LVCMOS Outputs Only)	t _{IOBUF,} t _{IOEN}	_	0.9		0.9	_	0.9	_	0.9		0.9	ns
t _{IOO} Output Adjusters – C	output Configurati	ons											
LVTTL_out	Using 3.3V TTL Drive	t _{IOBUF,} t _{IOEN} , t _{IODIS}	_	1.2	_	1.2	_	1.2	_	1.2	_	1.2	ns
LVCMOS_18_4mA_out	Using 1.8V CMOS Standard, 4mA Drive	t _{IOBUF,} t _{IOEN} , t _{IODIS}	_	0.3	—	0.3	—	0.3	_	0.3	_	0.3	ns
LVCMOS_18_5.33mA_out	Using 1.8V CMOS Standard, 5.33mA Drive	t _{IOBUF,} t _{IOEN} , t _{IODIS}	_	0.3	_	0.3	_	0.3	_	0.3	_	0.3	ns

ispXPLD 5000MX Family Data Sheet

Signals	208 PQFP ⁴	256 fpBGA ^{3, 5}	484 fpBGA, 5 ³	672 fpBGA ^{3, 5}
VCC	10, 49, 76, 114, 153, 180	D4, D13, F6, F11, L6, L11, N4, N13	A17, A6, AA2, AA21, AB17, AB6, B2, B21, D19, D4, F1, F22, G10, G11, G12, G13, K16, K7, L16, L7, M16, M7, T10, T11, T12, T13, T14, T9, U1, U22, W19, W4	AA21, AA6, F21, F6, G20, G7, J13, J14, K13, K14, L13, L14, M13, M14, N10, N11, N12, N15, N16, N17, N18, N9, P10, P11, P12, P15, P16, P17, P18, P9, R13, R14, T13, T14, U13, U14, V13, V14, Y20, Y7
VCCO0	5, 17, 189, 204	A1, F7, G6	B9, C3, G8, G9, H7, J2, J7, P4	H10, H11, H8, H9, J8, J9, K8, L8, M8, N8
VCCO1	42, 57, 72	K6, L7, T1	AA9, R7, T3, T8, Y3	P8, R8, T8, U8, V8, V9, W10, W11, W8, W9
VCCO2	85, 100, 107, 121	K11, L10, T16	AA14, R16, T15, T20, Y20	P19, R19, T19, U19, V18, V19, W12, W13, W14, W15, W16, W17, W18, W19
VCCO3	146, 161, 176	A16, F10, G11	B14, C20, G14, G15, H16, J16, J21, P19	H12, H13, H14, H15, H16, H17, H18, H19, J18, J19, K19, L19, M19, N19
VCCP	136	J16	M22	N25
VCCJ	27	J1	M1	N4
GND	15, 29, 44, 81, 119, 148, 185, 7, 19, 191, 205, 40, 56, 70, 87, 101, 109, 123, 144, 160, 174	K1, C3, C14, E5, E12, G7, G8, G9, G10, H7, H8, H9, H10, J7, J8, J9, J10, K7, K8, K9, K10, M5, M12, P3	N1, A1, A2, A21, A22, AA1, AA22, AB1, AB22, B1, B22, C15, C8, D11, D12, E18, E5, F17, F6, G16, G7, H10, H11, H12, H13, H14, H15, H20, H3, H8, H9, J10, J11, J12, J13, J14, J15, J8, J9, K10, K11, K12, K13, K14, K15, K8, K9, L10, L11, L12, L13, L14, L15, L19, L4, L8, L9, M10, M11, M12, M13, M14, M19, M4, M9, N10, N11, N12, N13, N14, N9, P10, P11, P12, P13, P14, P9, R10, R11, R12, R13, R14, R15, R8, R9, T16, T7, W11, W12, Y15, Y8	A11, A16, A2, A25, AE1, AE2, AE25, AE26, AF11, AF16, AF2, AF25, B1, B2, B25, B26, J10, J11, J12, J15, J16, J17, K10, K11, K12, K15, K16, K17, K18, K9, L1, L10, L11, L12, L15, L16, L17, L18, L26, L9, M10, M11, M12, M15, M16, M17, M18, M9, N13, N14, P13, P14, R10, R11, R12, R15, R16, R17, R18, R9, T1, T10, T11, T12, T15, T16, T17, T18, T26, T9, U10, U11, U12, U15, U16, U17, U18, U9, V10, V11, V12, V15, V16, V17
GNDP	134	K16	N22	P26
		5256MX: A2, A11, A12, A15, B2, B12, B15, B16, C4, C12, C15, C16, D1, D11, D14, D15, D16, E1, E4, E10, E11, E13, E14, F4, F5, F12, F13, L1, L4, M3, M7, M13, N2, N6, P1, P2, P5, P6, P13, P14, P15, P16, R1, R2, R4, R5, R6, R16, T2, T3, T4, T5, T6 5512MX/5768MX: L1	5512MX: P1, AA19, AB2, AB21, J17, J6, K1, K17, K18, K19, K2, K20, K21, K22, K3, K4, K5, K6, L1, L17, L18, L2, L20, L21, L22, L3, L5, L6, M15, M17, M18, M2, M20, M21, M3, M5, M6, M8, N15, N17, N18, N19, N2, N20, N21, N3, N4, N5, N6, N8, P15, P17, P18, P2, P21, P22, P5, P6, P8, U17, U6, V18, V5, W6 5768MX/51024MX: None	A12, A13, A14, A15, AA10, AA11, AA12, AA13, AA14, AA15, AA16, AA17, AA7, AB10, AB11, AB12, AB13, AB14, AB15, AB16, AB17, AC10, AC11, AC12, AC13, AC14, AC15, AC16, AC17, AD11, AD12, AD13, AD14, AD15, AD16, AE11, AE12, AE13, AE14, AE15, AE16, AF12, AF13, AF14, AF15, B11, B12, B13, B14, B15, B16, C11, C12, C13, C14, C15, C16, C3, D10, D11, D12, D13, D14, D15, D16, D17, E10, E11, E12, E13, E14, E15, E16, E17, E6, E7, E8, F10, F11, F12, F13, F14, F15, F16, F17, G10, G11, G12, G13, G14, G15, G16, G17, Y10, Y11, Y12, Y13, Y14, Y15, Y16, Y17

1. All grounds must be electrically connected at the board level.

2. NC pins should not be connected to any active signals, $V_{CC}\, \text{or GND}.$

3. Balls for GND, V_{CC} and V_{CCOX} are connected within the substrate to their respective common signals. Pin orientation A1 starts from the upper left corner of the top side view with alphabetical order ascending vertically and numerical order ascending horizontally.

4. Pin orientation follows the conventional counter-clockwise order from pin 1 marking of the topside view.

5. Internal GNDs and I/O GNDs (Bank 0 - Bank 3) pare connected inside package. V_{CCO} balls connect to four power planes within the package, one each for V_{CCOX}.

ispXPLD 5512MX Logic Signal Connections (Continued)

svslO	LVDS	Primary Macrocell/	Alternate	Outputs	Alternate	208 PQFP	256 fpBGA	484 fpBGA	
Bank	Pair	Function	Macrocell 1	Macrocell 2	Input	Pin Number	Ball Number	Ball Number	
	GCLK0N	GCLK1	—	—	_	28	J2	P7	
	—	GND	—	—	—	29	GND	GND	
—	—	TDI	—	—	—	30	H6	R1	
_	—	TMS	—	—	—	31	H4	R2	
—	—	TCK	—	—	—	32	J6	T1	
—	—	TDO	—	—	—	33	K2	V1	
1	0P	A0/DATA0	B0	D0	A1	34	КЗ	W1	
1	0N	A2/DATA1	B1	D1	A3	35	J3	Y1	
1	1P	A4/DATA2	B2	D2	A5	36	J5	P3	
1	1N	A6/DATA3	B3	D3	A7	37	J4	R3	
1	2P	A8/DATA4	B4	D4	A9	38	L2	T2	
1	2N	A10/DATA5	B5	D5	A11	39	M1	U2	
_	—	GND (Bank 1)	—		_	40	GND (Bank 1)	GND (Bank 1)	
1	3P	A12/DATA6	B6	D6	A13	41	K4	V2	
—	—	V _{CCO1}	_	-	—	42	V _C CO1	V _{CCO1}	
1	ЗN	A14/DATA7	B7	D7	A15	43	L3	W2	
	—	GND	_	-		44	GND	GND	
1	4P	A16/INITB	B8	D8	A17	45	K5	R4	
1	4N	A18/CSB	B9	D9	A19	46	L5	T4	
1	5P	A20/READ	B10	D10	A21	47	N1	R6	
1	5N	A22/CCLK	B11	D11	A23	48	M2	R5	
1	6P	A24	—		A25	—	—	U3	
_	—	VCC	—		—	49	VCC	VCC	
1	6N	A26	—	-	A27	—	P1 ¹	V3	
1	7P	A28			A29	—	M3	Y2	
1	7N	A30	-		A31	_	L4	W3	
1	8P	BO	A0	—	B1	—	N2	U5	
1	8N	B2	A2	—	B3	—	P2	T5	
	_	GND (Bank 1)		—	_	_	GND (Bank 1)	GND (Bank 1)	
1	9P	B4	A4	—	—	_	R1	U4	
		V _{CCO1}	—	—	_	_	V _{CCO1}	V _{CCO1}	
	9N	B5	A6	—	_	_	R2	V4	
1	10P	B6	A8	—	B7	—	T2	AA3	
1	10N	B8	A10	—	B9	_	Т3	AB3	
1	_	B10	A12	—	B11	_		Y4	
	—	DONE	—	—	—	50	M4	AA4	
1	11P	B14	B12	D12	B15	51	N3	AB4	
1	11N	B16	B13	D13	B17	52	P4	AB5	
1	12P	B18	B14	D14	B19	53	N5	Т6	
1	12N	B20	B15	D15	B21	54	M6	U7	
	_	PROGRAMB	_			55	R3	W5	
1	_	B22	A14	_	B23	_	P5	U8	
		GND (Bank 1)				56	GND (Bank 1)	GND (Bank 1)	

ispXPLD 5512MX Logic Signal Connections (Continued)

sysiO	LVDS	Primary Macrocell/	Alternate	Outputs	Alternate	208 PQFP	256 fpBGA	484 fpBGA
Bank	Pair	Function	Macrocell 1	Macrocell 2	Input	Pin Number	Ball Number	Ball Number
0	96N	M12	M23	O23	M13	196	B5	A10
0	96P	M10	M22	O22	M11	197	A3	A9
0	97N	M8	M21	O21	M9	198	B4	C9
0	97P	M6	M20	O20	M7	199	B3	D9
0	98N	M5	M19	O19	—	200	C5	F9
0	98P	M4	M18	O18	—	201	C6	E9
0	99N	M2	M1	01	M3	202	D5	A8
—	_	V _{CCO0}	—	—	_	—	V _{CCO0}	V _{CCO0}
0	99P	MO	MO	00	M1	203	D6	B8
—	_	GND (Bank 0)	—	—		—	GND (Bank 0)	GND (Bank 0)
0	100N	N30	O29	-	N31	—		A7
0	100P	N28	O28		N29	-		B7
0	101N	N26	O27		N27	—		A5
0	101P	N24	O26		N25	-		B5
0	102N	N22	O25	-	N23			B6
0	102P	N21	O24		_	ł	I	C7
0	103N	N20	O23	-				E8
0	103P	N18	022	—	N19	—		E7
0	104N	N16	O21	_	N17	-		E6
0	104P	N14	O20	_	N15	—		D6
0	105N	N12	019		N13	—		D8
—	—	V _{CCO0}	—		—	204	V _{CCO0}	V _{CCO0}
0	105P	N10	O18	-	N11	—		F8
—	—	GND (Bank 0)	—	-	—	205	GND (Bank 0)	GND (Bank 0)
0	106N	N8	O <mark>17</mark>		N9	—		F7
0	106P	N6	016		N7	—		D7
0	107N	N5	015	_	—	206	A2	C6
0	107P	N4	014			207	B2	C5
0	108N	N2	013	—	N3	—		C4
0	108P	NO	012		N1	—	_	D5

1. Not available for differential pair.

Global Clock LVDS pair options: GCLK0 and GCLK1, as well as GCLK2 and GCLK3, can be paired together to receive differential clocks; where GCLK0 and GCLK3 are the positive LVDS inputs.

ispXPLD 5768MX Logic Signal Connections (Continued)

		Primary Macrocell/	Alternate	e Outputs	Alternate	256 fpBGA	484 fpBGA	
syslO Bank	LVDS Pair	Function	Macrocell 1	Macrocell 2	Inputs	Ball Number	Ball Number	
1	-	C28	D14	-	C29	P5	U8	
-	-	GND (Bank 1)	-	-	-	GND (Bank 1)	GND (Bank 1)	
1	15P	C26	D16	-	C27	T4	V6	
-	-	VCCO1	-	-	-	VCCO1	VCCO1	
1	15N	C24	D18	-	C25	T5	V7	
-	-	GND	-	-		GND	GND	
1	16P	C22	D20	-	C23	R4	Y5	
-	-	VCC	-	-	-	VCC	VCC	
1	16N	C20	D22	-	C21	N6	AA5	
1	17P	C18	-	-	C19	R5	Y6	
1	17N	C16	-	-	C17	P6	Y7	
1	18P	C14	-		C15		AA6	
1	18N	C12	-	-	C13		AA7	
1	19P	C10	-	-	C11	-	W7	
1	19N	C8	-		C9	M7	V8	
1	20P	C6	-	-	C7	Т6	W8	
1	20N	C4		-	C5	R6	U9	
-	-	GND (Bank 1)	-	-		GND (Bank 1)	GND (Bank 1)	
-	-	CFG0	-	-	-	L8	U10	
-	-	VCCO1	-	-	-	VCCO1	VCCO1	
1	21P	CO	C16	A16	C1	T7	AB7	
1	21N	D30	C17	A17	D31	R7	AA8	
1	22P	D28	C18	A18	D29	N7	AB8	
1	22N	D26	C19	A19	D27	P7	AB9	
1	23P	D24	C20	A20	D25	Т8	W9	
1	23N	D22	C21	A21	D23	R8	Y9	
1	24P	D20	C22	A22	D21	M8	AB10	
1	24N	D18	C23	A23	D19	P8	AA10	
1	-	D16/VREF1	-	-	D17	L9	W10	
	25P	D14	C24	A24	D15	N8	Y10	
1	25N	D12	C25	A25	D13	M9	Y11	
	-	GND (Bank 1)	-	-	-	GND (Bank 1)	GND (Bank 1)	
	26P	D10	C26	A26	D11	N10	V9	
-		VCCO1	-	-	-	VCCO1	VCCO1	
1	26N	D8	C27	A27	D9	Т9	V10	
1	27P	D6	C28	A28	D7	T10	AA11	
-	-	GND	-	-	-	GND	GND	
1	27N	D4	C29	A29	D5	R9	AB11	
-	-	VCC	-	-	-	VCC	VCC	
1	28P	D2	C30	A30	D3	P9	U11	
1	28N	D0	C31	A31	D1	N9	V11	
2	29P	E0	F0	HO	E1	T11	AB12	
-	-	VCC	-	-	-	VCC	VCC	

ispXPLD 5768MX Logic Signal Connections (Continued)

		Primary Macrocell/	Alternate	Outputs	Alternate	256 fpBGA	484 fpBGA	
syslO Bank	LVDS Pair	Function	Macrocell 1	Macrocell 2	Inputs	Ball Number	Ball Number	
-	GCLK3N	GCLK2	-	-	-	H15	P16	
-	-	VCCP	-	-	-	See Power Supply and NC Connections Table		
-	GCLK3P	GCLK3	-	-	-	H16	N16	
3	61N	JO	L31	J31	-	H14	J22	
3	61P	J2	L30	J30	J3	G16	H22	
3	62N	J4	L29	J29	J5	-	N19	
3	62P	J6	L28	J28	J7	—	P15	
3	63N	J8	L27	J27 🥚	J9	—	P21	
3	63P	J10	L26	J26	J11		N15	
-	-	GND (Bank 3)	-	-	-	GND (Bank 3)	GND (Bank 3)	
3	64N	J12	L25	J25	J13	—	M15	
-	-	VCCO3	-		-	VCCO3	VCCO3	
3	64P	J14	L24	J24	J15		N20	
-	-	GND	-		-	GND	GND	
3	65N	J16	L23	J23	J17	_	P22	
3	65P	J18	L22	J22	J19	_	N21	
3	66N	J20	L21	J21 🔶	J21	—	N17	
3	66P	J22	L20	J20	J23	—	M20	
3	67N	J24	L19	J19	J25	—	P17	
-	-	VCC	-	-	-	VCC	VCC	
3	67P	J26	L18	J18	J27		P18	
3	68N	J28	L17	J17	J29	—	M21	
3	68P	J30	L16	J16	J31		M17	
-	-	GND (Bank 3)		-	-	GND (Bank 3)	GND (Bank 3)	
3	69N	LO	L15	J15	-	—	L20	
-	-	VCCO3	-	-	-	VCCO3	VCCO3	
3	69P	L2	L14	J14	L3	—	N18	
3	70N	L4	L13	J13	L5	—	L21	
3	70P	L6	L12	J12	L7	—	M18	
3	71N	L8	L11	J11	L9	—	L22	
3	71P	L10	L10	J10	L11	—	L17	
3	72N	L12	L9	J9	L13	—	K22	
3	72P	L14	L8	J8	L15	—	L18	
3	73N	L16	L7	J7	L17	—	K21	
3	73P	L18	L6	J6	L19		K18	
-	-	GND (Bank 3)	-	-	-	GND (Bank 3)	GND (Bank 3)	
3	74N	L20	L5	J5	L21	—	K20	
-	-	VCCO3	-	-	-	VCCO3	VCCO3	
3	74P	L22	L4	J4	L23	—	K17	
3	75N	L24	L3	J3	L25	—	K19	
3	75P	L26	L2	J2	L27	—	J17	
3	76N	L28	L1	J1	L29	G15	E22	

ispXPLD 5768MX Logic Signal Connections (Continued)

	LVDS Pair	Primary Macrocell/ Function	Alternate	Outputs	Alternate	256 fpBGA	484 fpBGA
syslO Bank			Macrocell 1	Macrocell 2	Inputs	Ball Number	Ball Number
-	-	VCC	-	-	-	VCC	VCC
0	109P	Q28	Q30	S30	Q29	A7	C11
-	-	GND	-	-	-	GND	GND
0	110N	Q26	Q29	S29	Q27	D7	B11
0	110P	Q24	Q28	S28	Q25	C7	A11
0	111N	Q22	Q27	S27	Q23	B6	F11
-	-	VCCO0	-	-	C A	VCCO0	VCCO0
0	111P	Q20	Q26	S26	Q21	E7	F10
-	-	GND (Bank 0)	-	-		GND (Bank 0)	GND (Bank 0)
0	112N	Q18	Q25	S25	Q19	E6	E10
0	112P	Q16	Q24	S24	Q17	A6	C10
0	113N	Q14/VREF0	Q3	S3	Q15	A5	D10
0	113P	Q12	Q2	S2	Q13	A4	B10
0	114N	Q10	Q23	S23	Q14	B5	A10
0	114P	Q8	Q22	S22	Q9	A3	A9
0	115N	Q6	Q21	S21	Q7	B4	C9
0	115P	Q4	Q20	S20	Q5	B3	D9
0	116N	Q2	Q19	S19	Q3	C5	F9
0	116P	Q0	Q18	S18	Q1	C6	E9
0	117N	R30	Q1	S1	R31	D5	A8
-	-	VCC00	-		-	VCCO0	VCCO0
0	117P	R28	Q0	S0	R29	D6	B8
-	-	GND (Bank 0)	-	-	-	GND (Bank 0)	GND (Bank 0)
0	118N	R26	S29	-	R27	—	A7
0	118P	R24	S28	-	R25	—	B7
0	119N	R22	S27	-	R23	—	A5
0	119P	R20	S26	-	R21	—	B5
0	120N	R18	S25	-	R19	—	B6
0	120P	R16	S24	-	R17	—	C7
0	121N	R14	S23	-	R15	—	E8
0	121P	R12	S22	-	R13	—	E7
0	122N	R10	S21	-	R11	—	E6
	-	VCC	-	-	-	VCC	VCC
0	122P	R8	S20	-	R9	—	D6
-	-	GND	-	-	-	GND	GND
0	123N	R6	S19	-	R7	—	D8
-	-	VCCO0	-	-	-	VCCO0	VCCO0
0	123P	R4	S18	-	R5	—	F8
-	-	GND (Bank 0)	-	-	-	GND (Bank 0)	GND (Bank 0)
0	124N	R2	S17	-	R3	—	F7
0	124P	R0	S16	-	R1	—	D7
0	125N	S30	S15	-	S31	A2	C6
0	125P	S28	S14	-	S29	B2	C5

ispXPLD 51024MX Logic Signal Connections (Continued)

Bank LVDS Pair Macrocell/Function Macrocell 1 Macrocell 2 Input Ball Number Ball Number 2 63P K6 L20 - K9 AA19 AA18 - - VCCO2 - - VCCO2 VCCO2 2 63N K10 L21 - K11 U17 Y18 - - GND (Bank 2) - - - GND (Bank 2) GND (Bank 2) 2 64P K12 L22 - K13 V18 AD25 2 64P K14 L23 - K17 U18 AD25 2 65P K16 L24 - K17 U18 AC23 2 66P K20 L26 - K21 AB20 AC26 2 66N K22 L27 - K23 AA20 AC26 2 66N K22 L27 - K23 AA
2 63P K8 L20 - K9 AA19 AA18 - - VCCO2 - - - VCCO2 VCCO2 2 63N K10 L21 - K11 U17 Y18 - GND (Bank 2) - - GND (Bank 2) GND (Bank 2) GND (Bank 2) AD25 2 64P K12 L22 - K13 V18 AD25 2 64P K14 L23 - K45 AB21 AD26 2 65P K16 L24 - K17 U18 AC23 2 65P K20 L26 - K21 AB20 AC25 2 66P K20 L26 - K23 AA20 AC26 2 67P K24 L28 - K25 Y19 AB23 - - VCC02 - K27 V19 AB24 <tr< th=""></tr<>
· VCCO2 · · · VCCO2 VCCO2 VCCO2 2 63N K10 L21 · K11 U7 Y18 · GND (Bank 2) · · · GND (Bank 2) GND (Bank 2) 2 64P K12 L22 · K13 V18 AD25 2 64N K14 L23 · K13 A621 AD26 2 65P K16 L24 · K17 U18 AC23 2 66P K20 L26 · K21 AB20 AC25 2 66P K20 L26 · K23 AA20 AC26 2 66N K22 L27 · K23 AA20 AC26 2 66N K22 L27 · K23 AA20 AC26 2 66N K24 L28 · · K17 V19 AB23
2 63N K10 L21 - K11 U17 Y18 - GND (Bank 2) - - GND (Bank 2) GND (Bank 2) GND (Bank 2) GND (Bank 2) 2 64P K12 L22 - K13 V18 AD25 2 64N K14 L23 - K16 AD26 AD26 2 65P K16 L24 - K17 U18 AC23 2 65N K18 L25 - K19 T17 AC24 2 66P K20 L26 - K23 A20 AC25 2 66P K20 L27 - K23 A20 AC26 2 67P K24 L28 - K27 V19 AB23 - - VCC02 - K27 V19 AB23 - - GND (Bank 2) - K27 V19 AB24 2 67N K26 L29 - K27 V19 AB23 <tr< td=""></tr<>
· GND (Bank 2) · · · GND (Bank 2) GND (Bank 2) 2 64P K12 L22 · K13 V18 AD25 2 64N K14 L23 · K16 AD26 2 65P K16 L24 · K17 V18 AD26 2 65P K16 L24 · K17 V18 AC23 2 66P K20 L26 · K21 AB20 AC25 2 66N K22 L27 · K23 AA20 AC26 2 67P K24 L28 · K25 Y19 AB22 · · VCC02 · · V18 AB24 2 67N K26 L29 · K27 V19 AB23 · · GND (Bank 2) · · · GND (Bank 2) · 2 68P
2 64P K12 L22 - K13 V18 AD25 2 64N K14 L23 - K15 AB21 AD26 2 65P K16 L24 - K17 U18 AC23 2 65N K18 L25 - K19 T17 AC24 2 66P K20 L26 - K23 AA20 AC25 2 66N K22 L27 - K23 AA20 AC26 2 67P K24 L28 - K27 V19 AB23 - . VCC02 - K27 V19 AB23 - . GND (Bank 2) - K27 V19 AB23 - . GND (Bank 2) - GND (Bank 2) GND (Bank 2) MD (Bank 2) 2 68P K28 J16 L16 K29 T18 AB24 2 <td< td=""></td<>
2 64N K14 L23 - K15 AB21 AD26 2 65P K16 L24 - K17 U18 AC23 2 65N K18 L25 - K19 T17 AC24 2 66P K20 L26 - K21 AB20 AC25 2 66N K22 L27 - K23 AA20 AC26 2 67P K24 L28 - K23 AA20 AC26 2 67P K24 L28 - K23 A20 AC26 2 67N K26 L29 - K27 V19 AB23 - GND (Bank 2) - - - GND (Bank 2) GND (Bank 2) 2 68P K28 J16 L16 K29 T18 AB24 2 68P L0 J18 L18 L1 U19 A26
2 65P K16 L24 - K17 Ú18 AC23 2 66N K18 L25 - K19 T17 AC24 2 66P K20 L26 - K21 AB20 AC25 2 66N K22 L27 - K23 AA20 AC26 2 67P K24 L28 - K23 AA20 AC26 2 67P K24 L28 - K23 AA20 AC26 2 67N K26 L29 - K27 V19 AB23 - GND (Bank 2) - - GND (Bank 2) GND (Bank 2) </td
2 65N K18 L25 . K19 T17 AC24 2 66P K20 L26 . K21 AB20 AC25 2 66N K22 L27 . K23 AA20 AC26 2 67P K24 L28 . K25 Y19 AB22 . . VCC02 . . K25 Y19 AB23 . . VCC02 . . K27 V19 AB23 . . GND (Bank 2) . . GND (Bank 2) GND (Bank 2) 2 68P K28 J16 L16 K29 J18 AB24 2 68N K30 J17 L17 K31 T19 AA26 2 69N L2 J19 L18 L1 U19 AB24 2 69N L2 J19 L18 L1 U19 A226
2 66P K20 L26 · K21 AB20 AC25 2 66N K22 L27 · K23 AA20 AC26 2 67P K24 L28 · K25 Y19 AB22 - · VCCO2 · · K27 V19 AB23 - · VCCO2 · · K27 V19 AB23 - · GND (Bank 2) · · GND (Bank 2) · · GND (Bank 2) 2 68P K28 J16 L16 K29 T18 AB24 2 68N K30 J17 L17 K31 R17 AB25 2 69P L0 J18 L18 L1 U19 AB26 2 69N L2 J19 L19 L3 T19 AA26 2 70P L4 L30 J24 L5 V20 <td< td=""></td<>
2 66N K22 L27 - K23 AA20 AC26 2 67P K24 L28 - K25 Y19 AB22 - VCC02 - - VCC02 VCC02 VCC02 2 67N K26 L29 - K27 V19 AB23 - GND (Bank 2) - - GND (Bank 2) GND (Bank 2) - GND (Bank 2) GND (Bank 2) 2 68P K28 J16 L16 K29 T18 AB24 2 68P K28 J17 L17 K31 R17 AB25 2 69P L0 J18 L18 L1 U19 A26 2 69N L2 J19 L19 L3 T19 A26 2 70P L4 L30 J24 L5 V20 A22 - VCC - - VCC VCC VCC
2 67P K24 L28 K25 Y19 AB22 VCC02 VCC02 VC002 VCC02 VCC02 VCC02 VC002 VC002 VCC02 AB23 GND (Bank 2)
- VCCO2 - VCCO2 VCCO2 VCCO2 VCCO2 VCCO2 2 67N K26 L29 - K27 V19 AB23 - GND (Bank 2) - K27 V19 AB23 2 68P K28 J16 L16 K29 T18 AB24 2 68N K30 J17 L17 K31 R17 AB25 2 69P L0 J18 L18 L1 U19 AB26 2 69N L2 J19 L19 L3 T19 AA26 2 70P L4 L30 J24 L5 V20 AA22 - - VCC - VCC VCC VCC 2 70N L6 L31 126 L7 U20 Y21 2 71P L8 J20 L21 L11 Y21 AA24 2 72P L
2 67N K26 L29 . K27 V19 AB23 - GND (Bank 2) . GND (Bank 2) . GND (Bank 2) GND (Bank 2)
- GND (Bank 2) - - GND (Bank 2) GND (Bank 2) 2 68P K28 J16 L16 K29 T18 AB24 2 68N K30 J17 L17 K31 R17 AB25 2 69P L0 J18 L18 L1 U19 AB26 2 69N L2 J19 L19 L3 T19 AA26 2 69N L2 J19 L19 L3 T19 AA26 2 70P L4 L30 I24 L5 V20 AA22 - VCC - <
2 68P K28 J16 L16 K29 T18 AB24 2 68N K30 J17 L17 K31 R17 AB25 2 69P L0 J18 L18 L1 U19 AB26 2 69N L2 J19 L19 L3 T19 AA26 2 70P L4 L30 J24 L5 V20 AA22 - - VCC - - VCC VCC 2 70N L6 L31 I26 L7 U20 Y21 2 71N L10 J21 L21 L11 Y21 AA24 2 72P L12 J23 L23 L15 R19 Y26 2 72N L14 J23 L23 L15 R19 Y26 - - GND - - - GND GND 2 73P
2 68N K30 J17 L17 K31 R17 AB25 2 69P L0 J18 L18 L1 U19 AB26 2 69N L2 J19 L19 L3 T19 AA26 2 70P L4 L30 J24 L5 V20 AA22 - - VCC - - VCC VCC 2 70N L6 L31 I26 L7 U20 Y21 2 71P L8 J20 L20 L9 W20 AA23 2 71N L10 J21 L21 L11 Y21 AA24 2 72P L12 J22 L22 L13 R18 AA25 2 72N L14 J23 L23 L15 R19 Y26 - - GND - - - GND GND 2 73P L16 J24 L24 L17 W21 Y22 - VCC02<
2 69P L0 J18 L18 L1 U19 AB26 2 69N L2 J19 L19 L3 T19 AA26 2 70P L4 L30 J24 L5 V20 AA22 - - VCC - - VCC VCC 2 70N L6 L31 I26 L7 U20 Y21 2 71P L8 J20 L20 L9 W20 AA23 2 71N L10 J21 L21 L11 Y21 AA24 2 72P L12 J22 L22 L13 R18 AA25 2 72N L14 J23 L23 L15 R19 Y26 - - GND - - - GND GND 2 73P L16 J24 L24 L17 W21 Y22 - -
2 69N L2 J19 L19 L3 T19 AA26 2 70P L4 L30 J24 L5 V20 AA22 - - VCC - - VCC VCC 2 70N L6 L31 I26 L7 U20 Y21 2 71P L8 J20 L20 L9 W20 AA23 2 71P L8 J20 L20 L9 W20 AA24 2 71N L10 J21 L21 L11 Y21 AA24 2 72P L12 J23 L23 L13 R18 AA25 2 72N L14 J23 L23 L15 R19 Y26 - - GND - - - GND GND 2 73P L16 J24 L24 L17 W21 Y22 - - VCC02 - - - VCC02 VCC02 2 73N
2 70P L4 L30 124 L5 V20 AA22 - - VCC - - VCC VCC 2 70N L6 L31 126 L7 U20 Y21 2 71P L8 J20 L20 L9 W20 AA23 2 71N L10 J21 L21 L11 Y21 AA24 2 72P L12 J22 L22 L13 R18 AA25 2 72N L14 J23 L23 L15 R19 Y26 - - GND - - - GND GND 2 73P L16 J24 L24 L17 W21 Y22 - - VCCO2 - - - VCCO2 VCCO2 2 73N L18 J25 L25 L19 Y22 Y23 - - - - - - GND (Bank 2) - - - GND (Bank 2)
- VCC - VCC VCC VCC 2 70N L6 L31 l26 L7 U20 Y21 2 71P L8 J20 L20 L9 W20 AA23 2 71N L10 J21 L21 L11 Y21 AA24 2 72P L12 J22 L22 L13 R18 AA25 2 72N L14 J23 L23 L15 R19 Y26 - - GND - - - GND GND 2 73P L16 J24 L24 L17 W21 Y22 - - GND - - - GND GND 2 73P L16 J24 L24 L17 W21 Y22 - VCC02 - - - VCC02 VCC02 2 73N L18 J25
2 70N L6 L31 126 L7 U20 Y21 2 71P L8 J20 L20 L9 W20 AA23 2 71N L10 J21 L21 L11 Y21 AA24 2 72P L12 J22 L22 L13 R18 AA25 2 72N L14 J23 L23 L15 R19 Y26 - - GND - - GND GND - - GND GND - - GND GND - - GND QU2 VCC02 VCC02 VCC02 VCC02 VCC02 VCC02 VCC02 VCC02 VCC02 Y23 Y23 - - GND (Bank 2) - - - GND (Bank 2) GND (Bank 2) - - - GND (Bank 2) GND (Bank 2) - - - GND (Bank 2) GND (Bank 2) - - - GND (Bank 2) GND (Bank 2) - - - GND (Bank 2) GND (Bank 2) GND (B
2 71P L8 J20 L20 L9 W20 AA23 2 71N L10 J21 L21 L11 Y21 AA24 2 72P L12 J22 L22 L13 R18 AA25 2 72N L14 J23 L23 L15 R19 Y26 - - GND - - - GND GND 2 73P L16 J24 L24 L17 W21 Y22 - VCC02 - - - VCC02 VCC02 2 73N L18 J25 L25 L19 Y22 Y23 - - GND (Bank 2) - - - GND (Bank 2) GND (Bank 2)
2 71N L10 J21 L21 L11 Y21 AA24 2 72P L12 J22 L22 L13 R18 AA25 2 72N L14 J23 L23 L15 R19 Y26 - - GND - - GND GND 2 73P L16 J24 L24 L17 W21 Y22 - VCC02 - - - VCC02 VCC02 2 73N L18 J25 L25 L19 Y22 Y23 - - GND (Bank 2) - - - GND (Bank 2) GND (Bank 2)
2 72P L12 J22 L22 L13 R18 AA25 2 72N L14 J23 L23 L15 R19 Y26 - - GND - - GND GND GND 2 73P L16 J24 L24 L17 W21 Y22 - - VCC02 - - - VCC02 VCC02 2 73N L18 J25 L25 L19 Y22 Y23 - - GND (Bank 2) - - - GND (Bank 2) GND (Bank 2)
2 72N L14 J23 L23 L15 R19 Y26 - - GND - - GND GND 2 73P L16 J24 L24 L17 W21 Y22 - VCC02 - - - VCC02 VCC02 2 73N L18 J25 L25 L19 Y22 Y23 - GND (Bank 2) - - - GND (Bank 2) GND (Bank 2)
- - GND - - GND GND GND 2 73P L16 J24 L24 L17 W21 Y22 - - VCCO2 - - VCCO2 VCCO2 2 73N L18 J25 L25 L19 Y22 Y23 - - GND (Bank 2) - - - GND (Bank 2) GND (Bank 2)
2 73P L16 J24 L24 L17 W21 Y22 - VCCO2 - - - VCCO2 VCCO2 - - VCCO2 VCCO2 <td< td=""></td<>
- VCCO2 - - VCCO2 VCCO2 2 73N L18 J25 L25 L19 Y22 Y23 - - GND (Bank 2) - - - GND (Bank 2) GND (Bank 2)
2 73N L18 J25 L25 L19 Y22 Y23 - - - - - - - GND (Bank 2) - - - GND (Bank 2) GND (Bank 2) - - - - GND (Bank 2) GND (Bank 2) - <
GND (Bank 2)
2 74P L20 J26 L26 L21 R20 W20
2 74N L22 J27 L27 L23 P20 V20
2 75P L24 J28 L28 L25 T21 W21
2 75N L26 J29 L29 L27 R21 V21
2 76P L28 J30 L30 L29 U21 Y24
2 76N L30 J31 L31 L31 V21 Y25
2 77P NO PO NO N1 — W22
2 77N N2 P1 N1 N3 — W23
2 78P N4 P2 N2 N5 — W24
VCC VCC VCC
2 78N N6 P3 N3 N7 — W25
GND GND GND
2 79P N8 P4 N4 N9 — W26

Part Number Description



Ordering Information

Note: For voltage families offered in industrial temperature grades and for all but the slowest commercial speed grade, the speed grades on these devices are dual marked. For example, the commercial speed grade -45XXXXC is also marked with the industrial grade -75I. The commercial grade is always one speed grade faster than the associated dual mark industrial grade. The slowest commercial speed grade is marked as commercial grade only. In addition, the fastest commercial speed grade (-5) for the LC5768MB/MV devices, at Lattice's discretion, will utilize either a commercial grade only single-mark or a dual-mark format in conjunction with the slower industrial speed grade (-75).

Conventional Packaging

ispXPLD 5000MC (1.8V) Commercial Devices

Device	Part Number	Macrocells	Voltage (V)	t _{PD} (ns)	Package	Pin/Ball Count	I/O	Grade
	LC5256MC-4F256C	<mark>2</mark> 56	1.8	4.0	fpBGA	256	141	С
LC5256MC	LC5256MC-5F256C	256	1.8	5.0	fpBGA	256	141	С
	LC5256MC-75F256C	256	1.8	7.5	fpBGA	256	141	С
	LC5512MC-45Q208C	512	1.8	4.5	PQFP	208	149	С
	LC5512MC-75Q208C	512	1.8	7.5	PQFP	208	149	С
	LC5512MC-45F256C	512	1.8	4.5	fpBGA	256	193	С
	LC5512MC-75F256C	512	1.8	7.5	fpBGA	256	193	С
	LC5512MC-45F484C	512	1.8	4.5	fpBGA	484	253	С
	LC5512MC-75F484C	512	1.8	7.5	fpBGA	484	253	С

Lead-Free Packaging

ispXPLD 5000MC (1.8V) Lead-Free Commercial Devices

Device	Part Number	Macrocells	Voltage (V)	t _{PD} (ns)	Package	Pin/Ball Count	I/O	Grade
LC5256MC	LC5256MC-4FN256C	256	1.8	4.0	Lead-free fpBGA	256	141	С
	LC5256MC-5FN256C	256	1.8	5.0	Lead-free fpBGA	256	141	С
	LC5256MC-75FN256C	256	1.8	7.5	Lead-free fpBGA	256	141	С
	LC5512MC-45QN208C	512	1.8	4.5	Lead-free PQFP	208	149	С
	LC5512MC-75QN208C	512	1.8	7.5	Lead-free PQFP	208	149	С
LC5512MC	LC5512MC-45FN256C	512	1.8	4.5	Lead-free fpBGA	256	193	С
	LC5512MC-75FN256C	512	1.8	7.5	Lead-free fpBGA	256	193	С
	LC5512MC-45FN484C	512	1.8	4.5	Lead-free fpBGA	484 📢	253	С
	LC5512MC-75FN484C	512	1.8	7.5	Lead-free fpBGA	484	253	С
LC5768MC	LC5768MC-5FN256C	768	1.8	5.0	Lead-free fpBGA	256	193	С
	LC5768MC-75FN256C	768	1.8	7.5	Lead-free fpBGA	256	193	С
	LC5768MC-5FN484C	768	1.8	5.0	Lead-free fpBGA	484	317	С
	LC5768MC-75FN484C	768	1.8	7.5	Lead-free fpBGA	484	317	С
	LC51024MC-52FN484C	1024	1.8	5.2	Lead-free fpBGA	<mark>48</mark> 4	317	С
	LC51024MC-75FN484C	1024	1.8	7.5	Lead-free fpBGA	484	317	С
	LC51024MC-52FN672C	1024	1.8	5.2	Lead-free fpBGA	672	381	С
	LC51024MC-75FN672C	1024	1.8	7.5	Lead-free fpBGA	672	381	С

ispXPLD 5000MC (1.8V) Lead-Free Industrial Devices

Device	Part Number	Macrocells	Voltage (V)	t _{PD} (ns)	Package	Pin/Ball Count	I/O	Grade		
LC5256MC	LC5256MC-5FN2561	256	1.8	5.0	Lead-free fpBGA	256	141	I		
	LC5256MC-75FN256I	256	1.8	7.5	Lead-free fpBGA	256	141	I		
	LC5512MC-75QN208I	512	1.8	7.5	Lead-free PQFP	208	149	I		
LC5512MC	LC5512MC-75FN256I	512	1.8	7.5	Lead-free fpBGA	256	193	I		
	LC5512MC-75FN484I	512	1.8	7.5	Lead-free fpBGA	484	253	I		
LC5768MC	LC5768MC-75FN256I	768	1.8	7.5	Lead-free fpBGA	256	193	I		
LCS/COMIC	LC5768MC-75FN484I	768	1.8	7.5	Lead-free fpBGA	484	317	I		
LC51024MC	LC51024MC-75FN484I	1024	1.8	7.5	Lead-free fpBGA	484	317	I		
	LC51024MC-75FN672I	1024	1.8	7.5	Lead-free fpBGA	672	381	I		