

Welcome to [E-XFL.COM](#)

Understanding [Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

| | |
|---------------------------------|---|
| Product Status | Obsolete |
| Programmable Type | In System Programmable |
| Delay Time tpd(1) Max | 5.2 ns |
| Voltage Supply - Internal | 3V ~ 3.6V |
| Number of Logic Elements/Blocks | 32 |
| Number of Macrocells | 1024 |
| Number of Gates | - |
| Number of I/O | 381 |
| Operating Temperature | 0°C ~ 90°C (TJ) |
| Mounting Type | Surface Mount |
| Package / Case | 672-BBGA |
| Supplier Device Package | 672-FPBGA (27x27) |
| Purchase URL | https://www.e-xfl.com/product-detail/lattice-semiconductor/lc51024mv-52fn672c |



| Product Line | Ordering Part Number | Product Status | Reference PCN |
|----------------------|----------------------|--------------------|---------------------------|
| LC5512MC (Cont'd) | LC5512MC-45F484C | Discontinued | PCN#09-10 |
| | LC5512MC-45FN484C | | |
| | LC5512MC-75F484C | | |
| | LC5512MC-75FN484C | | |
| | LC5512MC-75F484I | | |
| | LC5512MC-75FN484I | | |
| LC5768MV | LC5768MV-5F256C | Active / Orderable | |
| | LC5768MV-5FN256C | | |
| | LC5768MV-75F256C | | |
| | LC5768MV-75FN256C | | |
| | LC5768MV-75F256I | | |
| | LC5768MV-75FN256I | | |
| | LC5768MV-5F484C | | |
| | LC5768MV-5FN484C | | |
| | LC5768MV-75F484C | | |
| | LC5768MV-75FN484C | | |
| | LC5768MV-75F484I | | |
| | LC5768MV-75FN484I | | |
| LC5768MB | LC5768MB-5F256C | Discontinued | PCN#09-10 |
| | LC5768MB-5FN256C | | |
| | LC5768MB-75F256C | | |
| | LC5768MB-75FN256C | | |
| | LC5768MB-75F256I | | |
| | LC5768MB-75FN256I | | |
| | LC5768MB-5F484C | | |
| | LC5768MB-5FN484C | | |
| | LC5768MB-75F484C | | |
| | LC5768MB-75FN484C | | |
| | LC5768MB-75F484I | | |
| | LC5768MB-75FN484I | | |
| LC5768MC | LC5768MC-5F256C | Discontinued | PCN#09-10 |
| | LC5768MC-5FN256C | | |
| | LC5768MC-75F256C | | |
| | LC5768MC-75FN256C | | |
| | LC5768MC-75F256I | | |
| | LC5768MC-75FN256I | | |
| | LC5768MC-5F484C | | |
| | LC5768MC-5FN484C | | |
| | LC5768MC-75F484C | | |
| | LC5768MC-75FN484C | | |
| | LC5768MC-75F484I | | |
| | LC5768MC-75FN484I | | |

Figure 1. ispXPLD 5000MX Block Diagram

Introduction

The ispXPLD 5000MX family represents a new class of device, referred to as the eXpanded Programmable Logic Devices (XPLDs). These devices extend the capability of Lattice's popular SuperWIDE ispMACH 5000 architecture by providing flexible memory capability. The family supports single- or dual-port SRAM, FIFO, and ternary CAM operation. Extra logic has also been included to allow efficient implementation of arithmetic functions. In addition, sysCLOCK PLLs and sysIO interfaces provide support for the system-level needs of designers.

The devices provide designers with a convenient one-chip solution that provides logic availability at boot-up, design security, and extreme reconfigurability. The use of advanced process technology provides industry-leading performance with combinatorial propagation delay as low as 4.0ns, 2.8ns clock-to-out delay, 2.2ns set-up time, and operating frequency up to 300MHz. This performance is coupled with low static and dynamic power consumption. The ispXPLD 5000MX architecture provides predictable deterministic timing.

The availability of 3.3, 2.5 and 1.8V versions of these devices along with the flexibility of the sysIO interface helps users meet the challenge of today's mixed voltage designs. Inputs can be safely driven up to 5.5V when an I/O bank is configured for 3.3V operation, making this family 5V tolerant. Boundary scan testability further eases integration into today's complex systems. A variety of density and package options increase the likelihood of a good fit for a particular application. Table 1 shows the members of the ispXPLD 5000MX family.

Architecture

The ispXPLD 5000MX devices consist of Multi-Function Blocks (MFBs) interconnected with a Global Routing Pool. Signals enter and leave the device via one of four sysIO interface banks. Figure 1 shows the block diagram of the ispXPLD

Table 4. MFB Memory Configuration

| Memory Mode | Max. Configuration Size ¹ |
|-------------------------------------|---|
| Dual-port | 8,192 x 1 4,096 x 2 2,048 x 4 1,024 x 8 512 x 16 |
| Single-port, Pseudo Dual Port, FIFO | 16,384 x 1 8,192 x 2 4,096 x 4 2,048 x 8 1,024 x 16 512 x 32 |
| CAM | 128 x 48 |

1. Smaller configurations are possible.

Input and Output

The data input and control signals to a MFB in memory mode are generated from inputs from the routing. Data signals are only available in the true non-inverted format. True or complemented versions of the inputs are available for generating the control signals. Data and flag outputs are fed from the MFB to the GRP and OSA. Unused inputs and outputs are not accessible in memory mode.

ROM Operation

In each of the memory modes it is possible to specify the power-on state of each bit in the memory array. This allows the memory to be used as ROM if desired.

Increased Depth And Width

Designs that require a memory depth or width that is greater than that support by a single MFB can be supported by cascading multiple blocks. For dual port, single port, and pseudo dual port modes additional width is easily provided by sharing address lines. Additional depth is supported by multiplexing the RAM output. For FIFO and CAM modes additional width is supported through the cascading of MFBs.

The Lattice design tools automatically combine blocks to support the memory size specified in the user's design.

Bus Size Matching

All of the memory modes apart from CAM mode support different widths on each of the ports. The RAM bits are mapped LSB word 0 to MSB word 0, LSB word 1 to MSB word 1 and so on. Although the word size and number of words for each port varies this mapping scheme applies to each port.

Single-Port SRAM Mode

In Single-Port SRAM Mode the multi-function array is configured as a single-port SRAM. In this mode one port accesses 16,384-bits of memory. Data widths of 1, 2, 4, 8, 16 and 32 are supported by the MFB. Figure 11 shows the block diagram of the single-port SRAM.

Write data, address, chip select and read/write signals are always synchronous (registered.) The output data signals can be synchronous or asynchronous. Reset is asynchronous. All signals share a common clock, clock enable, and reset. Table 7 shows the possible sources for the clock, clock enable and reset signals.

Figure 11. Single-Port SRAM Block Diagram




Table 7. Register Clock, Clock Enable, and Reset in Single-Port SRAM Mode

| Register | Input | Source |
|---|--------------|---|
| Address, Write Data, Read Data, Read/Write, and Chip Select | Clock | CLK or one of the global clocks (CLK0 - CLK3). Each of these signals can be inverted if required. |
| | Clock Enable | CEN or one of the global clocks (CLK1 - CLK 2). Each of these signals can be inverted if required. |
| | Reset | Created by the logical OR of the global reset signal and RST. RST is routed by the multifunction array from GRP, with inversion if desired. |

Output Sharing Array (OSA)

A number of I/O pads are available in each sysIO bank to route the selected number of macrocells from the MFB outputs directly to the I/O pads in logic mode. In the ispXPLD 5000MX, the large number of inputs and PTs to the MFB as well as the presence of the PTSA can cover most routing flexibility of signals to I/O cells. The Output Sharing Array gives additional routing capability and I/O access to an MFB when a wide output function takes up the whole MFB and cannot be easily divided across multiple MFBs. By using the OSA, the wide output function, such as 32-bit FIFO, can have all of its output signals from the one MFB routed to I/O cells. In a given I/O block, the wide output functions must share the I/O pads with other logic functions.

The OSA bypass option routes the MFB signal directly to the I/O cell, allowing a direct connection to the I/O cell. The logic functions use the option to provide faster speed to the outputs. The Logic Signal Connection tables list the OSA bypass as the primary macrocell and OSA options as alternate macrocells. Similarly, the Alternate Input listing in the table shows the alternate macrocell input connection for a given I/O pin. Figure 17 shows the alternate macrocell connections in an I/O cell.

sysIO Banks

The ispXPLD 5000MX devices are divided into four sysIO banks, consisting of multiple I/O cells, where each bank is capable of supporting 16 different I/O standards. Each sysIO bank has its own I/O voltage (V_{CCO}) and reference voltage (V_{REF}) resources allowing complete independence from the others.

I/O Cell

The I/O cell of the ispXPLD 5000MX devices contains an output enable (OE) MUX, a programmable tri-state output buffer, a programmable input buffer, and programmable bus-maintenance circuitry.

The I/O cell receives inputs from its associated macrocells and the device pin. The I/O cell has a feedback line to its associated macrocells and a direct path to GRP. The output enable (OE) MUX selects the OE signal per I/O cell. The inputs to the OE MUX are the four global PTOE signals, PTOE and the two GOE signals. The OE MUX also has the ability to choose either the true or inverse of each of these signals. The output of the OE MUX goes through a logical AND with the TOE signal to allow easy tri-stating of the outputs for testing purposes. The MFBs are grouped into segments of four for the purpose of generating Shared PTOE signals. Each Shared PTOE signal is derived from PT 163 from one of the four MFBs. Table 10 shows the segments. The PTOE signal is derived from the first product term in each macrocell cluster, which is directly routed to the OE MUX. Therefore, every I/O cell can have a different OE signal. Figure 17 is a graphical representation of the I/O cell.

sysCONFIG Interface

In addition to being able to program the device through the IEEE 1532 interface a microprocessor style interface (sysCONFIG interface) allows reconfiguration of the SRAM bits within the device. For more information on the sysCONFIG capability, refer to TN1026, [ispXP Configuration Usage Guidelines](#).

Security Scheme

A programmable security scheme is provided on the ispXPLD 5000MX devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit prevents readback of the programmed pattern by a device programmer, securing proprietary designs from competitors. The security bit also prevents programming and verification. The entire device must be erased in order to erase the security bit.

Low Power Consumption

The ispXPLD 5000MX devices use zero power non-volatile cells along with full CMOS design to provide low static power consumption. The 1.8V core reduces dynamic power consumption compared with devices with higher core voltages. For information on estimating power consumption, refer to TN1031 [Power Estimation in ispXPLD 5000MX Devices](#).

Density Migration

The ispXPLD 5000MX family has been designed to ensure that different density devices in the same package have compatible pin-outs. Furthermore, the architecture ensures a high success rate when performing design migration from lower density parts to higher density parts. In many cases, it is possible to shift a lower utilization design targeted for a high-density device to a lower density device. However, the exact details of the final resource utilization will impact the likely success in each case.

IEEE 1149.1-Compliant Boundary Scan Testability

All ispXPLD 5000MX devices have boundary scan cells and are compliant to the IEEE 1149.1 standard. This allows functional testing of the circuit board on which the device is mounted through a serial scan path that can access all critical logic nodes. Internal boundary scan registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test node data to be captured and shifted out for verification. In addition, these devices can be linked into a board-level serial scan path for board-level testing. The test access port has its own supply voltage and can operate with LVC MOS 3.3, 2.5 and 1.8V standards.

sysIO Quick Configuration

To facilitate the most efficient board test, the physical nature of the I/O cells must be set before running any continuity tests. As these tests are fast, by nature, the overhead and time that is required for configuration of the I/Os' physical nature should be minimal so that board test time is minimized. The ispXPLD 5000MX family of devices allows this by offering the user the ability to quickly configure the physical nature of the sysIO cells. This quick configuration takes milliseconds to complete, whereas it takes seconds for the entire device to be programmed. Lattice's ispVM™ System programming software can either perform the quick configuration through the PC parallel port, or can generate the ATE or test vectors necessary for a third-party test system.

ispXPLD 5000MX Family Internal Switching Characteristics (Continued)

Over Recommended Operating Conditions

| Parameter | Description | Base Parameter | -4 | | -45 | | -5 | | -52 | | -75 | | Units |
|-----------------------------|---|----------------|-------|------|-------|------|-------|------|-------|------|-------|------|-------|
| | | | Min. | Max. | |
| t_{SPADDH} | Address Hold time after Clock Time | — | -0.01 | — | -0.01 | — | -0.01 | — | -0.01 | — | -0.01 | — | ns |
| t_{SPRWS} | R/W Setup before Clock Time | — | -0.27 | — | -0.27 | — | -0.27 | — | -0.27 | — | -0.21 | — | ns |
| t_{SPRWH} | R/W Hold time after Clock Time | — | -0.01 | — | -0.01 | — | -0.01 | — | -0.01 | — | -0.01 | — | ns |
| $t_{SPDATAS}$ | Data Setup before Clock Time | — | -0.27 | — | -0.27 | — | -0.27 | — | -0.27 | — | -0.21 | — | ns |
| $t_{SPDATAH}$ | Data Hold time after Clock Time | — | -0.01 | — | -0.01 | — | -0.01 | — | -0.01 | — | -0.01 | — | ns |
| t_{SPCLKO} | Clock to Output Delay | — | — | 5.97 | — | 5.97 | — | 5.97 | — | 5.97 | — | 9.86 | ns |
| t_{SPRSTO} | Reset to RAM Output Delay | — | — | 3.30 | — | 3.30 | — | 3.30 | — | 3.30 | — | 4.29 | ns |
| t_{SPRSTR} | Reset Recovery Time | — | 1.20 | — | 1.20 | — | 1.20 | — | 1.20 | — | 1.56 | — | ns |
| t_{SPRTPW} | Reset Pulse Width | — | 0.14 | — | 0.14 | — | 0.14 | — | 0.14 | — | 0.19 | — | ns |
| Pseudo Dual Port RAM | | | | | | | | | | | | | |
| t_{PDPMSS} | Memory Select Setup Before Clock | — | -0.27 | — | -0.27 | — | -0.22 | — | -0.22 | — | -0.21 | — | ns |
| t_{PDPMSH} | Memory Select Hold time after Clock | — | -0.01 | — | -0.01 | — | -0.01 | — | -0.01 | — | -0.01 | — | ns |
| $t_{PDPRCES}$ | Clock Enable Setup before Read Clock Time | — | 2.33 | — | 2.33 | — | 2.91 | — | 2.91 | — | 3.03 | — | ns |
| $t_{PDPRECH}$ | Clock Enable Hold time after Read Clock Time | — | -2.95 | — | -2.95 | — | -2.36 | — | -2.36 | — | -2.27 | — | ns |
| $t_{PDPWCES}$ | Clock Enable Setup before Write Clock Time | — | 1.87 | — | 1.87 | — | 2.34 | — | 2.34 | — | 2.43 | — | ns |
| $t_{PDPWCEH}$ | Clock Enable Hold time after Write Clock Time | — | -2.95 | — | -2.95 | — | -2.36 | — | -2.36 | — | -2.27 | — | ns |
| $t_{PDPRADDS}$ | Read Address Setup before Read Clock Time | — | -0.27 | — | -0.27 | — | -0.22 | — | -0.22 | — | -0.21 | — | ns |
| $t_{PDPRADDH}$ | Read Address Hold after Read Clock Time | — | -0.01 | — | -0.01 | — | -0.01 | — | -0.01 | — | -0.01 | — | ns |
| $t_{PDPWADDS}$ | Write Address Setup before Write Clock Time | — | -0.27 | — | -0.27 | — | -0.22 | — | -0.22 | — | -0.21 | — | ns |
| $t_{PDPWADDH}$ | Write Address Hold after Write Clock Time | — | -0.01 | — | -0.01 | — | -0.01 | — | -0.01 | — | -0.01 | — | ns |
| t_{PDPRWS} | R/W Setup before Clock Time | — | -0.27 | — | -0.27 | — | -0.22 | — | -0.22 | — | -0.21 | — | ns |

ispXPLD 5000MX Family Timing Adders

| Parameter | Description | Base Param. | -4 | | -45 | | -5 | | -52 | | -75 | | Units |
|---|--|---|------|------|------|------|------|------|------|------|------|------|-------|
| | | | Min. | Max. | |
| t_{IOI} Input Adjusters | | | | | | | | | | | | | |
| LVTTL_in | Using 3.3V TTL | t _{IOIN} | — | 0.0 | — | 0.0 | — | 0.0 | — | 0.0 | — | 0.0 | ns |
| LVCMOS_18_in | Using 1.8V CMOS | t _{IOIN} | — | 0.0 | — | 0.0 | — | 0.0 | — | 0.0 | — | 0.0 | ns |
| LVCMOS_25_in | Using 2.5V CMOS | t _{IOIN} | — | 0.0 | — | 0.0 | — | 0.0 | — | 0.0 | — | 0.0 | ns |
| LVCMOS_33_in | Using 3.3V CMOS | t _{IOIN} | — | 0.0 | — | 0.0 | — | 0.0 | — | 0.0 | — | 0.0 | ns |
| AGP_1X_in | Using AGP 1x | t _{IOIN} | — | 1.0 | — | 1.0 | — | 1.0 | — | 1.0 | — | 1.0 | ns |
| CTT25_in | Using CTT 2.5V | t _{IOIN} | — | 1.0 | — | 1.0 | — | 1.0 | — | 1.0 | — | 1.0 | ns |
| CTT33_in | Using CTT 3.3V | t _{IOIN} | — | 1.0 | — | 1.0 | — | 1.0 | — | 1.0 | — | 1.0 | ns |
| GTL+_in | Using GTL+ | t _{IOIN} | — | 0.5 | — | 0.5 | — | 0.5 | — | 0.5 | — | 0.5 | ns |
| HSTL_I_in | Using HSTL 2.5V, Class I | t _{IOIN} | — | 0.5 | — | 0.5 | — | 0.5 | — | 0.5 | — | 0.5 | ns |
| HSTL_III_in | Using HSTL 2.5V, Class III | t _{IOIN} | — | 0.6 | — | 0.6 | — | 0.6 | — | 0.6 | — | 0.6 | ns |
| HSTL_IV_in | Using HSTL 2.5V, Class IV | t _{IOIN} | — | 0.6 | — | 0.6 | — | 0.6 | — | 0.6 | — | 0.6 | ns |
| LVDS_in | Using Low Voltage Differential Signalling (LVDS) | t _{IOIN} | — | 0.5 | — | 0.5 | — | 0.5 | — | 0.5 | — | 0.5 | ns |
| LVPECL_in | Using Low Voltage PECL | t _{IOIN} | — | 0.5 | — | 0.5 | — | 0.5 | — | 0.5 | — | 0.5 | ns |
| PCI_in | Using PCI | t _{IOIN} | — | 1.0 | — | 1.0 | — | 1.0 | — | 1.0 | — | 1.0 | ns |
| SSTL2_I_in | Using SSTL 2.5V, Class I | t _{IOIN} | — | 0.5 | — | 0.5 | — | 0.5 | — | 0.5 | — | 0.5 | ns |
| SSTL2_II_in | Using SSTL 2.5V, Class II | t _{IOIN} | — | 0.5 | — | 0.5 | — | 0.5 | — | 0.5 | — | 0.5 | ns |
| SSTL3_I_in | Using SSTL 3.3V, Class I | t _{IOIN} | — | 0.6 | — | 0.6 | — | 0.6 | — | 0.6 | — | 0.6 | ns |
| SSTL3_II_in | Using SSTL 3.3V, Class II | t _{IOIN} | — | 0.6 | — | 0.6 | — | 0.6 | — | 0.6 | — | 0.6 | ns |
| t_{IOO} Output Adjusters – Output Signal Modifiers | | | | | | | | | | | | | |
| Slow Slew | Using Slow Slew (LVTTL and LVCMOS Outputs Only) | t _{IOBUF} , t _{IOEN} | — | 0.9 | — | 0.9 | — | 0.9 | — | 0.9 | — | 0.9 | ns |
| t_{IOO} Output Adjusters – Output Configurations | | | | | | | | | | | | | |
| LVTTL_out | Using 3.3V TTL Drive | t _{IOBUF} , t _{IOEN} , t _{IODIS} | — | 1.2 | — | 1.2 | — | 1.2 | — | 1.2 | — | 1.2 | ns |
| LVCMOS_18_4mA_out | Using 1.8V CMOS Standard, 4mA Drive | t _{IOBUF} , t _{IOEN} , t _{IODIS} | — | 0.3 | — | 0.3 | — | 0.3 | — | 0.3 | — | 0.3 | ns |
| LVCMOS_18_5.33mA_out | Using 1.8V CMOS Standard, 5.33mA Drive | t _{IOBUF} , t _{IOEN} , t _{IODIS} | — | 0.3 | — | 0.3 | — | 0.3 | — | 0.3 | — | 0.3 | ns |

Signal Descriptions

| Signal Names | Descriptions |
|---|---|
| TMS | Input – This pin is the Test Mode Select input, which is used to control the IEEE 1149.1 state machine. |
| TCK | Input – This pin is the Test Clock input pin, used to clock the IEEE 1149.1 state machine. |
| TDI | Input – This pin is the IEEE 1149.1 Test Data in pin, used to load data. |
| TDO | Output – This pin is the IEEE 1149.1 Test Data out pin used to shift data out. |
| TOE | Input – Test Output Enable pin. TOE tristates all I/O pins when driven low. |
| GOE0, GOE1 | Input – Global output enable inputs. |
| RESET | Input – This pin resets all the registers in the device. The global polarity for this pin is selectable on a global basis. ^b The default is active low. An external pull-down is required when polarity is set to active high. |
| yzz | Input/Output – These are the general purpose I/O used by the logic array. y is the MFB reference (alpha) and z is the macrocell reference (numeric) y: A-X (768 macrocells) y: A-P (512 macrocells) y: A-H (256 macrocells) z: 0-31 |
| GND | GND – Ground |
| NC | No connect |
| V _{CC} | V _{CC} – The power supply pins for core logic. |
| V _{CC00} , V _{CC01} , V _{CC02} , V _{CC03} | V _{CC} – The power supply pins for I/O banks 0, 1, 2, and 3. |
| V _{REF0} , V _{REF1} , V _{REF2} , V _{REF3} | Input – This pin defines the reference voltage for I/O banks 0, 1, 2, and 3. |
| GCLK0, GCLK1, GCLK2, GCLK3 | Input – Global clock/clock enable inputs (see Figure 14 for differential pairing). |
| CLK_OUT0, CLK_OUT1 | Output – Optional clock output from PLL 0 and 1. |
| PLL_RST0, PLL_RST1 | Input – Optional input resets the M divider in PLL 0 and 1. |
| PLL_FBK0, PLL_FBK1 | Input – Optional feedback input for PLL 0 and 1. |
| GNDP | GND – Ground for PLLs. |
| V _{CCP} | V _{CC} – The power supply pin for PLLs. |
| V _{CCJ} | V _{CC} – The power supply for the IEEE 1149.1 interface. |
| DATAx | I/O – sysCONFIG data pins, bit x. |
| CSB | Input – sysCONFIG interface chip select. Drive low to select sysCONFIG interface. |
| CFG0 | Input – Defines SRAM configuration mode. Low: sysCONFIG port, high: E ² CMOS or IEEE 1149.1 TAP. |
| PROGRAMB | Input – Controls the programming of SRAM. Hold high for normal operation. Toggle low to reload SRAM from E ² memory. |
| CCLK ¹ | Input – Clock for sysCONFIG interface. Reads and writes occur on the rising edge of the clock. |
| READ ¹ | Input – Drive high to perform reads from the sysCONFIG interface. |
| INITB | I/O – Indicates status of configuration. Can be driven low to inhibit configuration. |
| DONE | Output (open drain) – Indicates status of configuration. |

1. These inputs should not toggle during power up for proper power-up configuration.

ispXPLD 5256MX Logic Signal Connections (Continued)

| sysIO Bank | LVDS Pair | Primary Macrocell/ Function | Alternate Outputs | | Alternate Input | 256 fpBGA Ball Number |
|------------|-----------|--------------------------------|-------------------|-------------|-----------------|--------------------------|
| | | | Macrocell 1 | Macrocell 2 | | |
| 1 | 4N | A16/CSB | A9 | B9 | A17 | L5 |
| 1 | 5P | A18/READ | A10 | B10 | A19 | N1 |
| 1 | 5N | A20/CCLK | A11 | B11 | A21 | M2 |
| - | - | VCC | - | - | - | VCC |
| - | - | DONE | - | - | - | M4 |
| 1 | 6P | A22 | A12 | B12 | A23 | N3 |
| 1 | 6N | A24 | A13 | B13 | A25 | P4 |
| 1 | 7P | A26 | A14 | B14 | A27 | N5 |
| 1 | 7N | A28 | A15 | B15 | A29 | M6 |
| - | - | PROGRAMB | - | - | - | R3 |
| - | - | GND (Bank 1) | - | - | - | GND (Bank 1) |
| - | - | VCCO1 | - | - | - | VCCO1 |
| - | - | CFG0 | - | - | - | L8 |
| 1 | 8P | B2 | A16 | B16 | B3 | T7 |
| 1 | 8N | B4 | A17 | B17 | - | R7 |
| 1 | 9P | B5 | A18 | B18 | - | N7 |
| 1 | 9N | B6 | A19 | B19 | B7 | P7 |
| 1 | 10P | B8 | A20 | B20 | B9 | T8 |
| 1 | 10N | B10 | A21 | B21 | B11 | R8 |
| 1 | 11P | B12 | A22 | B22 | B13 | M8 |
| 1 | 11N | B14 | A23 | B23 | B15 | P8 |
| 1 | - | B16/VREF1 | - | - | B17 | L9 |
| 1 | 12P | B18 | A24 | B24 | B19 | N8 |
| 1 | 12N | B20 | A25 | B25 | - | M9 |
| - | - | GND (Bank 1) | - | - | - | GND (Bank 1) |
| 1 | 13P | B21 | A26 | B26 | - | N10 |
| - | - | VCCO1 | - | - | - | VCCO1 |
| 1 | 13N | B22 | A27 | B27 | B23 | T9 |
| 1 | 14P | B24 | A28 | B28 | B25 | T10 |
| 1 | 14N | B26 | A29 | B29 | B27 | R9 |
| - | - | VCC | - | - | - | VCC |
| 1 | 15P | B28 | A30 | B30 | B29 | P9 |
| 1 | 15N | B30 | A31 | B31 | B31 | N9 |
| 2 | 16P | C0 | C0 | D0 | C1 | T11 |
| 2 | 16N | C2 | C1 | D1 | C3 | T12 |
| 2 | 17P | C4 | C2 | D2 | - | P10 |
| 2 | 17N | C5 | C3 | D3 | - | R10 |
| 2 | 18P | C6 | C4 | D4 | C7 | R11 |
| - | - | VCCO2 | - | - | - | VCCO2 |
| 2 | 18N | C8 | C5 | D5 | C9 | M10 |
| - | - | GND (Bank 2) | - | - | - | GND (Bank 2) |
| 2 | 19P | C10 | C6 | D6 | C11 | M11 |
| 2 | 19N | C12 | C7 | D7 | C13 | T13 |

ispXPLD 5256MX Logic Signal Connections (Continued)

| sysIO Bank | LVDS Pair | Primary Macrocell/ Function | Alternate Outputs | | Alternate Input | 256 fpBGA Ball Number |
|------------|-----------|--------------------------------|-------------------|-------------|-----------------|--------------------------|
| | | | Macrocell 1 | Macrocell 2 | | |
| 3 | 34N | E30 | - | - | E31 | H14 |
| 3 | 34P | E28 | - | - | E29 | G16 |
| 3 | 35N | E26 | - | - | E27 | G15 |
| 3 | 35P | E24/PLL_FBK1 | - | - | E25 | F15 |
| 3 | 36N | E22/PLL_RST1 | E27 | F27 | E23 | H12 |
| 3 | 36P | E21 | E26 | F26 | - | G14 |
| - | - | GND (Bank 3) | - | - | - | GND (Bank 3) |
| 3 | 37N | E20 | E25 | F25 | - | F16 |
| - | - | VCCO3 | - | - | - | VCCO3 |
| 3 | 37P | E18 | E24 | F24 | E19 | E16 |
| - | - | GND | - | - | - | GND |
| 3 | 38N | E16 | E23 | F23 | E17 | G13 |
| 3 | 38P | E14 | E22 | F22 | E15 | G12 |
| 3 | 39N | E12 | E21 | F21 | E13 | F14 |
| 3 | 39P | E10/CLK_OUT1 | E20 | F20 | E11 | E15 |
| - | - | VCC | - | - | - | VCC |
| 3 | 40N | E8 | E19 | F19 | E9 | D12 |
| 3 | 40P | E6 | E18 | F18 | E7 | B14 |
| 3 | 41N | E5 | E17 | F17 | - | C13 |
| 3 | 41P | E4 | E16 | F16 | - | A14 |
| 3 | 42N | E2 | E31 | F31 | E3 | A13 |
| 3 | 42P | E0 | E30 | F30 | E1 | B13 |
| - | - | GND (Bank 3) | - | - | - | GND (Bank 3) |
| - | - | VCCO3 | - | - | - | VCCO3 |
| 3 | 43N | F30 | E15 | F15 | F31 | B11 |
| 3 | 43P | F28 | E14 | F14 | F29 | C11 |
| 3 | 44N | F26 | E13 | F13 | F27 | B10 |
| 3 | 44P | F24 | E12 | F12 | F25 | A10 |
| 3 | 45N | F22 | E11 | F11 | F23 | C10 |
| 3 | 45P | F21 | E10 | F10 | - | D10 |
| 3 | 46N | F20 | E9 | F9 | - | C9 |
| 3 | 46P | F18 | E8 | F8 | F19 | E9 |
| 3 | 47N | F16/VREF3 | E29 | F29 | F17 | D9 |
| 3 | 47P | F14 | E28 | F28 | F15 | F9 |
| 3 | 48N | F12 | E7 | F7 | F13 | A9 |
| 3 | 48P | F10 | E6 | F6 | F11 | F8 |
| - | - | GND (Bank 3) | - | - | - | GND (Bank 3) |
| 3 | 49N | F8 | E5 | F5 | F9 | E8 |
| - | - | VCCO3 | - | - | - | VCCO3 |
| 3 | 49P | F6 | E4 | F4 | F7 | A8 |
| 3 | 50N | F5 | E3 | F3 | - | B9 |
| 3 | 50P | F4 | E2 | F2 | - | D8 |
| - | - | VCC | - | - | - | VCC |

ispXPLD 5512MX Logic Signal Connections

| sysIO Bank | LVDS Pair | Primary Macrocell/ Function | Alternate Outputs | | Alternate Input | 208 PQFP Pin Number | 256 fpBGA Ball Number | 484 fpBGA Ball Number |
|------------|-----------|--------------------------------|-------------------|-------------|-----------------|--|--------------------------|--------------------------|
| | | | Macrocell 1 | Macrocell 2 | | | | |
| 0 | 109N | O30 | O11 | P18 | O31 | 208 | C4 | B4 |
| 0 | 109P | O28 | O10 | P16 | O29 | 1 | E4 | A4 |
| 0 | 110N | O26 | M17 | O17 | O27 | 2 | B1 | B3 |
| 0 | 110P | O24 | M16 | O16 | O25 | 3 | C1 | A3 |
| 0 | 111N | O22 | M15 | O15 | O23 | 4 | D3 | F5 |
| — | — | V _{CC00} | — | — | — | 5 | V _{CC00} | V _{CC00} |
| 0 | 111P | O20 | M14 | O14 | O21 | 6 | C2 | G6 |
| — | — | GND (Bank 0) | — | — | — | 7 | GND (Bank 0) | GND (Bank 0) |
| 0 | 112N | O18 | M13 | O13 | O19 | 8 | E3 | H6 |
| 0 | 112P | O16 | M12 | O12 | O17 | 9 | D2 | G5 |
| 0 | 113N | O14 | O9 | P14 | O15 | — | — | D3 |
| 0 | 113P | O12 | O8 | P12 | O13 | — | — | D2 |
| 0 | 114N | O10 | O7 | P10 | O11 | — | — | E4 |
| 0 | 114P | O8 | O6 | P8 | O9 | — | — | E3 |
| 0 | 115N | O6 | O5 | P6 | O7 | — | — | F4 |
| 0 | 115P | O4 | O4 | P4 | O5 | — | — | G4 |
| 0 | 116N | O2 | O3 | P2 | O3 | — | — | C2 |
| — | — | V _{CC00} | — | — | — | — | V _{CC00} | V _{CC00} |
| 0 | 116P | O0 | O2 | P0 | O1 | — | — | C1 |
| — | — | GND (Bank 0) | — | — | — | — | GND (Bank 0) | GND (Bank 0) |
| 0 | 117N | P30 | O1 | — | P31 | — | D1 | F3 |
| 0 | 117P | P28 | O0 | — | P29 | — | E1 | G3 |
| 0 | 118N | P26 | O31 | — | P27 | — | F4 | H4 |
| — | — | V _{CC} | — | — | — | 10 | V _{CC} | V _{CC} |
| 0 | 118P | P24 | O30 | — | P25 | — | F5 | J4 |
| 0 | 119N | P22 | M11 | O11 | P23 | 11 | E2 | H5 |
| 0 | 119P | P20/CLK_OUT0 | M10 | O10 | P21 | 12 | F2 | J5 |
| 0 | 120N | P18 | M9 | O9 | P19 | 13 | F1 | E2 |
| 0 | 120P | P16 | M8 | O8 | P17 | 14 | G1 | F2 |
| — | — | GND | — | — | — | 15 | GND | GND |
| 0 | 121N | P14 | M7 | O7 | P15 | 16 | F3 | D1 |
| — | — | V _{CC00} | — | — | — | 17 | V _{CC00} | V _{CC00} |
| 0 | 121P | P12 | M6 | O6 | P13 | 18 | G5 | E1 |
| — | — | GND (Bank 0) | — | — | — | 19 | GND (Bank 0) | GND (Bank 0) |
| 0 | 122N | P10 | M5 | O5 | P11 | 20 | H5 | J3 |
| 0 | 122P | P8/PLL_RST0 | M4 | O4 | P9 | 21 | G4 | H2 |
| 0 | 123N | P6 | — | — | P7 | 22 | G3 | G2 |
| 0 | 123P | P4/PLL_FBK0 | — | — | P5 | 23 | H3 | G1 |
| 0 | 124N | P2 | — | — | P3 | 24 | G2 | H1 |
| 0 | 124P | P0 | — | — | P1 | 25 | H1 | J1 |
| — | GCLK0P | GCLK0 | — | — | — | 26 | H2 | N7 |
| — | — | V _{CCJ} | — | — | — | See Power Supply and NC Connections Table | | |

ispXPLD 5512MX Logic Signal Connections (Continued)

| sysIO Bank | LVDS Pair | Primary Macrocell/ Function | Alternate Outputs | | Alternate Input | 208 PQFP Pin Number | 256 fpBGA Ball Number | 484 fpBGA Ball Number |
|------------|-----------|--------------------------------|-------------------|-------------|-----------------|---|--------------------------|--------------------------|
| | | | Macrocell 1 | Macrocell 2 | | | | |
| 2 | 47N | G26 | — | — | G27 | 108 | N14 | V19 |
| — | — | GND (Bank 2) | — | — | — | 109 | GND (Bank 2) | GND (Bank 2) |
| 2 | 48P | G28 | F16 | H16 | G29 | 110 | N16 | T18 |
| 2 | 48N | G30 | F17 | H17 | G31 | 111 | M16 | R17 |
| 2 | 49P | H0 | F18 | H18 | H1 | 112 | M14 | U19 |
| 2 | 49N | H2 | F19 | H19 | H3 | 113 | M15 | T19 |
| 2 | 50P | H4 | E24 | — | H5 | — | — | V20 |
| — | — | V _{CC} | — | — | — | 114 | VCC | VCC |
| 2 | 50N | H6 | E26 | — | H7 | — | NC | U20 |
| 2 | 51P | H8 | F20 | H20 | H9 | 115 | L13 | W20 |
| 2 | 51N | H10 | F21 | H21 | H11 | 116 | L12 | Y21 |
| 2 | 52P | H12 | F22 | H22 | H13 | 117 | L15 | R18 |
| 2 | 52N | H14 | F23 | H23 | H15 | 118 | L16 | R19 |
| — | — | GND | — | — | — | 119 | GND | GND |
| 2 | 53P | H16 | F24 | H24 | H17 | 120 | L14 | W21 |
| — | — | V _{CCO2} | — | — | — | 121 | V _{CCO2} | V _{CCO2} |
| 2 | 53N | H18 | F25 | H25 | H19 | 122 | K15 | Y22 |
| — | — | GND (Bank 2) | — | — | — | 123 | GND (Bank 2) | GND (Bank 2) |
| 2 | 54P | H20 | F26 | H26 | H21 | 124 | K14 | R20 |
| 2 | 54N | H22 | F27 | H27 | H23 | 125 | K12 | P20 |
| 2 | 55P | H24 | F28 | H28 | H25 | 126 | K13 | T21 |
| 2 | 55N | H26 | F29 | H29 | H27 | 127 | J13 | R21 |
| 2 | 56P | H28 | F30 | H30 | H29 | 128 | J14 | U21 |
| 2 | 56N | H30 | F31 | H31 | H31 | 129 | J12 | V21 |
| — | — | TOE | — | — | — | 130 | J15 | W22 |
| — | — | RESET | — | — | — | 131 | J11 | V22 |
| — | — | GOE0 | — | — | — | 132 | H11 | T22 |
| — | — | GOE1 | — | — | — | 133 | H13 | R22 |
| — | — | GNDP | — | — | — | See Power Supply and NC Connections Table | | |
| — | GCLK3N | GCLK2 | — | — | — | 135 | H15 | P16 |
| — | — | V _{CCP} | — | — | — | See Power Supply and NC Connections Table | | |
| — | GCLK3P | GCLK3 | — | — | — | 137 | H16 | N16 |
| 3 | 57N | I30 | — | — | I31 | 138 | H14 | J22 |
| 3 | 57P | I28 | — | — | I29 | 139 | G16 | H22 |
| 3 | 58N | I26 | — | — | I27 | 140 | G15 | E22 |
| 3 | 58P | I24/PLL_FBK1 | — | — | I25 | 141 | F15 | E21 |
| 3 | 59N | I22/PLL_RST1 | I27 | K27 | I23 | 142 | H12 | G22 |
| 3 | 59P | I20 | I26 | K26 | I21 | 143 | G14 | F21 |
| — | — | GND (Bank 3) | — | — | — | 144 | GND (Bank 3) | GND (Bank 3) |
| 3 | 60N | I18 | I25 | K25 | I19 | 145 | F16 | H21 |
| — | — | VCCO3 | — | — | — | 146 | V _{CCO3} | V _{CCO3} |
| 3 | 60P | I16 | I24 | K24 | I17 | 147 | E16 | G21 |
| — | — | GND | — | — | — | 148 | GND | GND |

ispXPLD 5512MX Logic Signal Connections (Continued)

| sysIO Bank | LVDS Pair | Primary Macrocell/ Function | Alternate Outputs | | Alternate Input | 208 PQFP Pin Number | 256 fpBGA Ball Number | 484 fpBGA Ball Number |
|------------|-----------|--------------------------------|-------------------|-------------|-----------------|------------------------|--------------------------|--------------------------|
| | | | Macrocell 1 | Macrocell 2 | | | | |
| 3 | 61N | I14 | I23 | K23 | I15 | 149 | G13 | D22 |
| 3 | 61P | I12 | I22 | K22 | I13 | 150 | G12 | D21 |
| 3 | 62N | I10 | I21 | K21 | I11 | 151 | F14 | J20 |
| 3 | 62P | I8/CLK_OUT1 | I20 | K20 | I9 | 152 | E15 | J19 |
| 3 | 63N | I6 | K31 | — | I7 | — | F12 | E20 |
| — | — | V _{CC} | — | — | — | 153 | VCC | VCC |
| 3 | 63P | I4 | K30 | L30 | I5 | — | F13 | F20 |
| 3 | 64N | I2 | K29 | L28 | I3 | — | D16 | H17 |
| 3 | 64P | I0 | K28 | L26 | I1 | — | D15 | H18 |
| — | — | GND (Bank 3) | — | — | — | — | GND (Bank 3) | GND (Bank 3) |
| 3 | 65N | J30 | K27 | — | J31 | — | — | J18 |
| — | — | V _{CCO3} | — | — | — | — | V _{CCO3} | V _{CCO3} |
| 3 | 65P | J28 | K26 | — | J29 | — | — | H19 |
| 3 | 66N | J26 | K25 | — | J27 | — | — | G20 |
| 3 | 66P | J24 | K24 | — | J25 | — | — | G19 |
| 3 | 67N | J22 | K23 | — | J23 | — | — | C22 |
| 3 | 67P | J20 | K22 | — | J21 | — | — | C21 |
| 3 | 68N | J18 | K21 | — | J19 | — | — | D20 |
| 3 | 68P | J16 | K20 | — | J17 | — | — | C19 |
| 3 | 69N | J14 | K19 | — | J15 | — | C16 | F19 |
| 3 | 69P | J12 | K18 | — | J13 | — | B16 | E19 |
| — | — | GND (Bank 3) | — | — | — | — | GND (Bank 3) | GND (Bank 3) |
| 3 | 70N | J10 | K17 | — | J11 | — | C15 | G18 |
| — | — | V _{CCO3} | — | — | — | — | V _{CCO3} | V _{CCO3} |
| 3 | 70P | J8 | K16 | — | J9 | — | B15 | F18 |
| 3 | 71N | J6 | K15 | — | J7 | — | E14 | B20 |
| 3 | 71P | J4 | K14 | — | J5 | — | D14 | B19 |
| 3 | 72N | J2 | K13 | — | J3 | — | E13 | A20 |
| 3 | 72P | J0 | K12 | — | J1 | — | A15 | A19 |
| 3 | 73N | K30 | I19 | K19 | K31 | 154 | D12 | D18 |
| 3 | 73P | K28 | I18 | K18 | K29 | 155 | B14 | C18 |
| 3 | 74N | K26 | I17 | K17 | K27 | 156 | C13 | G17 |
| 3 | 74P | K24 | I16 | K16 | K25 | 157 | A14 | F16 |
| 3 | 75N | K22 | I31 | K31 | K23 | 158 | A13 | E17 |
| 3 | 75P | K21 | I30 | K30 | — | 159 | B13 | D17 |
| — | — | GND (Bank 3) | — | — | — | 160 | GND (Bank 3) | GND (Bank 3) |
| 3 | 76N | K20 | K11 | L21 | — | — | D11 | B18 |
| — | — | V _{CCO3} | — | — | — | 161 | V _{CCO3} | V _{CCO3} |
| 3 | 76P | K18 | K10 | L20 | K19 | — | B12 | A18 |
| 3 | 77N | K16 | K9 | L18 | K17 | — | C12 | C17 |
| 3 | 77P | K14 | K8 | L16 | K15 | — | E11 | B17 |
| 3 | 78N | K12 | K7 | L12 | K13 | — | — | C16 |
| 3 | 78P | K10 | K6 | L10 | K11 | — | — | B16 |

ispXPLD 5768MX Logic Signal Connections (Continued)

| sysIO Bank | LVDS Pair | Primary Macrocell/ Function | Alternate Outputs | | Alternate Inputs | 256 fpBGA Ball Number | 484 fpBGA Ball Number |
|------------|-----------|--------------------------------|-------------------|-------------|---------------------|--|--------------------------|
| | | | Macrocell 1 | Macrocell 2 | | | |
| 0 | 143N | U22 | U27 | W27 | U23 | — | K6 |
| - | - | VCCO0 | - | - | - | VCCO0 | VCCO0 |
| 0 | 143P | U20 | U26 | W26 | U21 | — | K3 |
| - | - | GND (Bank 0) | - | - | - | GND (Bank 0) | GND (Bank 0) |
| 0 | 144N | U18 | U25 | W25 | U19 | — | K5 |
| 0 | 144P | U16 | U24 | W24 | U17 | — | K2 |
| 0 | 145N | U14 | U23 | W23 | U15 | — | L5 |
| 0 | 145P | U12 | U22 | W22 | U13 | — | K1 |
| 0 | 146N | U10 | U21 | W21 | U11 | — | L6 |
| 0 | 146P | U8 | U20 | W20 | U9 | — | L1 |
| 0 | 147N | U6 | U19 | W19 | U7 | — | M5 |
| 0 | 147P | U4 | U18 | W18 | U5 | — | L2 |
| 0 | 148N | U2 | U17 | W17 | U3 | — | N5 |
| - | - | VCCO0 | - | - | - | VCCO0 | VCCO0 |
| 0 | 148P | U0 | U16 | W16 | U1 | — | L3 |
| - | - | GND (Bank 0) | - | - | - | GND (Bank 0) | GND (Bank 0) |
| 0 | 149N | W30 | U15 | W15 | W31 | — | M6 |
| 0 | 149P | W28 | U14 | W14 | W29 | — | M2 |
| 0 | 150N | W26 | U13 | W13 | W27 | — | P5 |
| - | - | VCC | - | - | - | VCC | VCC |
| 0 | 150P | W24 | U12 | W12 | W25 | — | P6 |
| 0 | 151N | W22 | U11 | W11 | W23 | — | M3 |
| 0 | 151P | W20 | U10 | W10 | W21 | — | N6 |
| 0 | 152N | W18 | U9 | W9 | W19 | — | N2 |
| 0 | 152P | W16 | U8 | W8 | W17 | — | P1 |
| - | - | GND | - | - | - | GND | GND |
| 0 | 153N | W14 | U7 | W7 | W15 | — | N3 |
| - | - | VCCO0 | - | - | - | VCCO0 | VCCO0 |
| 0 | 153P | W12 | U6 | W6 | W13 | — | M8 |
| - | - | GND (Bank 0) | - | - | - | GND (Bank 0) | GND (Bank 0) |
| 0 | 154N | W10 | U5 | W5 | W11 | — | N8 |
| 0 | 154P | W8 | U4 | W4 | - | — | P2 |
| 0 | 155N | W6 | U3 | W3 | W7 | — | P8 |
| 0 | 155P | W4 | U2 | W2 | W5 | — | N4 |
| 0 | 156N | W2 | U1 | W1 | W3 | G2 | H1 |
| 0 | 156P | W0 | U0 | W0 | W1 | H1 | J1 |
| - | GCLK0P | GCLK0 | - | - | - | H2 | N7 |
| - | - | VCCJ | - | - | - | See Power Supply and NC Connections Table | |
| - | GCLK0N | GCLK1 | - | - | - | J2 | P7 |
| - | - | GND | - | - | - | GND | GND |
| - | - | TDI | - | - | - | H6 | R1 |
| - | - | TMS | - | - | - | H4 | R2 |

ispXPLD 5768MX Logic Signal Connections (Continued)

| sysIO Bank | LVDS Pair | Primary Macrocell/ Function | Alternate Outputs | | Alternate Inputs | 256 fpBGA Ball Number | 484 fpBGA Ball Number |
|------------|-----------|--------------------------------|-------------------|-------------|---------------------|--------------------------|--------------------------|
| | | | Macrocell 1 | Macrocell 2 | | | |
| - | - | TCK | - | - | - | J6 | T1 |
| - | - | TDO | - | - | - | K2 | V1 |
| 1 | 0P | A30/DATA0 | C0 | A0 | A31 | K3 | W1 |
| 1 | 0N | A28/DATA1 | C1 | A1 | A29 | J3 | Y1 |
| 1 | 1P | A26/DATA2 | C2 | A2 | A27 | J5 | P3 |
| 1 | 1N | A24/DATA3 | C3 | A3 | A25 | J4 | R3 |
| 1 | 2P | A22/DATA4 | C4 | A4 | A23 | L2 | T2 |
| 1 | 2N | A20/DATA5 | C5 | A5 | A21 | M1 | U2 |
| - | - | GND (Bank 1) | - | - | - | GND (Bank 1) | GND (Bank 1) |
| 1 | 3P | A18/DATA6 | C6 | A6 | A19 | K4 | V2 |
| - | - | VCCO1 | - | - | - | VCCO1 | VCCO1 |
| 1 | 3N | A16/DATA7 | C7 | A7 | A17 | L3 | W2 |
| - | - | GND | - | - | - | GND | GND |
| 1 | 4P | A14/INITB | C8 | A8 | A15 | K5 | R4 |
| 1 | 4N | A12/CSB | C9 | A9 | A13 | L5 | T4 |
| 1 | 5P | A10/READ | C10 | A10 | A11 | N1 | R6 |
| 1 | 5N | A8/CCLK | C11 | A11 | A9 | M2 | R5 |
| 1 | 6P | A6 | - | - | A7 | — | U3 |
| - | - | VCC | - | - | - | VCC | VCC |
| 1 | 6N | A4 | - | - | A5 | P1 | V3 |
| 1 | 7P | A2 | - | - | A3 | M3 | Y2 |
| 1 | 7N | A0 | - | - | A1 | L4 | W3 |
| 1 | 8P | B30 | D0 | - | B31 | N2 | U5 |
| 1 | 8N | B28 | D2 | - | B29 | P2 | T5 |
| - | - | GND (Bank 1) | - | - | - | GND (Bank 1) | GND (Bank 1) |
| 1 | 9P | B26 | D4 | - | B27 | R1 | U4 |
| - | - | VCCO1 | - | - | - | VCCO1 | VCCO1 |
| 1 | 9N | B24 | D6 | - | B25 | R2 | V4 |
| 1 | 10P | B22 | D8 | - | B23 | T2 | AA3 |
| 1 | 10N | B20 | D10 | - | B21 | T3 | AB3 |
| 1 | - | B18 | D12 | - | B19 | — | Y4 |
| - | - | DONE | - | - | - | M4 | AA4 |
| 1 | 11P | B14 | - | - | B15 | — | AB2 |
| 1 | 11N | B12 | - | - | B13 | — | U6 |
| - | - | GND (Bank 1) | - | - | - | GND (Bank 1) | GND (Bank 1) |
| 1 | 12P | B10 | - | - | B11 | — | V5 |
| - | - | VCCO1 | - | - | - | VCCO1 | VCCO1 |
| 1 | 12N | B8 | - | - | B9 | — | W6 |
| 1 | 13P | B6 | C12 | A12 | B7 | N3 | AB4 |
| 1 | 13N | B4 | C13 | A13 | B5 | P4 | AB5 |
| 1 | 14P | B2 | C14 | A14 | B3 | N5 | T6 |
| 1 | 14N | B0 | C15 | A15 | B1 | M6 | U7 |
| - | - | PROGRAMB | - | - | - | R3 | W5 |

ispXPLD 51024MX Logic Signal Connections

| sysIO Bank | LVDS Pair | Primary Macrocell/Function | Alternate Outputs | | Alternate Input | 484 fpBGA Ball Number | 672 fpBGA Ball Number |
|------------|-----------|----------------------------|-------------------|-------------|-----------------|-----------------------|-----------------------|
| | | | Macrocell 1 | Macrocell 2 | | | |
| 0 | 159N | AA22 | AA11 | AB18 | AA23 | B4 | C2 |
| 0 | 159P | AA20 | AA10 | AB16 | AA21 | A4 | C1 |
| 0 | 160N | AA18 | Y17 | AA17 | AA19 | B3 | D4 |
| 0 | 160P | AA16 | Y16 | AA16 | AA17 | A3 | D3 |
| 0 | 161N | AA14 | Y15 | AA15 | AA15 | F5 | D2 |
| - | - | VCCO0 | - | - | - | VCCO0 | VCCO0 |
| 0 | 161P | AA12 | Y14 | AA14 | AA13 | G6 | D1 |
| - | - | GND (Bank 0) | - | - | - | GND (Bank 0) | GND (Bank 0) |
| 0 | 162N | AA10 | Y13 | AA13 | AA11 | H6 | E5 |
| 0 | 162P | AA8 | Y12 | AA12 | AA9 | G5 | E4 |
| 0 | 163N | AA6 | AA9 | AB14 | AA7 | D3 | E3 |
| 0 | 163P | AA4 | AA8 | AB12 | AA5 | D2 | E2 |
| 0 | 164N | AA2 | AA7 | AB10 | AA3 | E4 | E1 |
| - | - | VCC | - | - | - | VCC | VCC |
| 0 | 164P | AA0 | AA6 | AB8 | AA1 | E3 | F2 |
| - | - | GND | - | - | - | GND | GND |
| 0 | 165N | AB30 | AA5 | AB6 | AB31 | F4 | F5 |
| 0 | 165P | AB28 | AA4 | AB4 | AB29 | G4 | G6 |
| 0 | 166N | AB26 | AA3 | AB2 | AB27 | C2 | F4 |
| - | - | VCCO0 | - | - | - | VCCO0 | VCCO0 |
| 0 | 166P | AB24 | AA2 | AB0 | AB25 | C1 | F3 |
| - | - | GND (Bank 0) | - | - | - | GND (Bank 0) | GND (Bank 0) |
| 0 | 167N | AB22 | AA1 | - | AB23 | F3 | F1 |
| 0 | 167P | AB20 | AA0 | - | AB21 | G3 | G1 |
| 0 | 168N | AB18 | AA31 | - | AB19 | H4 | G5 |
| - | - | VCC | - | - | - | VCC | VCC |
| 0 | 168P | AB16 | AA30 | - | AB17 | J4 | G4 |
| 0 | 169N | AB14 | Y11 | AA11 | AB15 | H5 | H7 |
| 0 | 169P | AB12/CLK_OUT0 | Y10 | AA10 | AB13 | J5 | J7 |
| 0 | 170N | AB10 | Y9 | AA9 | AB11 | E2 | G3 |
| 0 | 170P | AB8 | Y8 | AA8 | AB9 | F2 | G2 |
| - | - | GND | - | - | - | GND | GND |
| 0 | 171N | AB6 | Y7 | AA7 | AB7 | D1 | H6 |
| - | - | VCCO0 | - | - | - | VCCO0 | VCCO0 |
| 0 | 171P | AB4 | Y6 | AA6 | AB5 | E1 | J6 |
| - | - | GND (Bank 0) | - | - | - | GND (Bank 0) | GND (Bank 0) |
| 0 | 172N | AB2 | Y5 | AA5 | AB3 | J3 | H5 |
| 0 | 172P | AB0/PLL_RST0 | Y4 | AA4 | AB1 | H2 | H4 |
| 0 | 173N | AC30 | AC31 | AE31 | AC31 | G2 | H3 |
| 0 | 173P | AC28/PLL_FBK0 | AC30 | AE30 | AC29 | G1 | H2 |
| 0 | 174N | AC26 | AC29 | AE29 | AC27 | J6 | H1 |
| 0 | 174P | AC24 | AC28 | AE28 | AC25 | K4 | J1 |

ispXPLD 51024MX Logic Signal Connections (Continued)

| sysIO Bank | LVDS Pair | Primary Macrocell/Function | Alternate Outputs | | Alternate Input | 484 fpBGA Ball Number | 672 fpBGA Ball Number |
|------------|-----------|----------------------------|-------------------|-------------|-----------------|-----------------------|-----------------------|
| | | | Macrocell 1 | Macrocell 2 | | | |
| - | GCLK3P | GCLK3 | - | - | - | N16 | N24 |
| 3 | 93N | R0 | T31 | R31 | R1 | J22 | N23 |
| 3 | 93P | R2 | T30 | R30 | R3 | H22 | N22 |
| 3 | 94N | R4 | T29 | R29 | R5 | N19 | M26 |
| 3 | 94P | R6 | T28 | R28 | R7 | P15 | M25 |
| 3 | 95N | R8 | T27 | R27 | R9 | P21 | M23 |
| 3 | 95P | R10 | T26 | R26 | R11 | N15 | M22 |
| - | - | GND (Bank 3) | - | - | - | GND (Bank 3) | GND (Bank 3) |
| 3 | 96N | R12 | T25 | R25 | R13 | M15 | N20 |
| - | - | VCCO3 | - | - | - | VCCO3 | VCCO3 |
| 3 | 96P | R14 | T24 | R24 | R15 | N20 | M20 |
| - | - | GND | - | - | - | GND | GND |
| 3 | 97N | R16 | T23 | R23 | R17 | P22 | N21 |
| 3 | 97P | R18 | T22 | R22 | R19 | N21 | M21 |
| 3 | 98N | R20 | T21 | R21 | R21 | N17 | M24 |
| 3 | 98P | R22 | T20 | R20 | R23 | M20 | L24 |
| 3 | 99N | R24 | T19 | R19 | R25 | P17 | L23 |
| - | - | VCC | - | - | - | VCC | VCC |
| 3 | 99P | R26 | T18 | R18 | R27 | P18 | L22 |
| 3 | 100N | R28 | T17 | R17 | R29 | M21 | L25 |
| 3 | 100P | R30 | T16 | R16 | R31 | M17 | K26 |
| - | - | GND (Bank 3) | - | - | - | GND (Bank 3) | GND (Bank 3) |
| 3 | 101N | T0 | T15 | R15 | T1 | L20 | K25 |
| - | - | VCCO3 | - | - | - | VCCO3 | VCCO3 |
| 3 | 101P | T2 | T14 | R14 | T3 | N18 | K24 |
| 3 | 102N | T4 | T13 | R13 | T5 | L21 | K23 |
| 3 | 102P | T6 | T12 | R12 | T7 | M18 | K22 |
| 3 | 103N | T8 | T11 | R11 | T9 | L22 | J25 |
| 3 | 103P | T10 | T10 | R10 | T11 | L17 | J24 |
| 3 | 104N | T12 | T9 | R9 | T13 | K22 | L21 |
| 3 | 104P | T14 | T8 | R8 | T15 | L18 | K21 |
| 3 | 105N | T16 | T7 | R7 | T17 | K21 | L20 |
| 3 | 105P | T18 | T6 | R6 | T19 | K18 | K20 |
| - | - | GND (Bank 3) | - | - | - | GND (Bank 3) | GND (Bank 3) |
| 3 | 106N | T20 | T5 | R5 | T21 | K20 | J23 |
| - | - | VCCO3 | - | - | - | VCCO3 | VCCO3 |
| 3 | 106P | T22 | T4 | R4 | T23 | K17 | J22 |
| 3 | 107N | T24 | T3 | R3 | T25 | K19 | J26 |
| 3 | 107P | T26 | T2 | R2 | T27 | J17 | H26 |
| 3 | 108N | T28 | T1 | R1 | T29 | E22 | H25 |
| 3 | 108P | T30/PLL_FBK1 | T0 | R0 | T31 | E21 | H24 |
| 3 | 109N | U0/PLL_RST1 | X27 | V27 | U1 | G22 | H23 |
| 3 | 109P | U2 | X26 | V26 | U3 | F21 | H22 |

ispXPLD 51024MX Logic Signal Connections (Continued)

| sysIO Bank | LVDS Pair | Primary Macrocell/Function | Alternate Outputs | | Alternate Input | 484 fpBGA Ball Number | 672 fpBGA Ball Number |
|------------|-----------|----------------------------|-------------------|-------------|-----------------|-----------------------|-----------------------|
| | | | Macrocell 1 | Macrocell 2 | | | |
| - | - | GND (Bank 3) | - | - | - | GND (Bank 3) | GND (Bank 3) |
| 3 | 110N | U4 | X25 | V25 | U5 | H21 | J21 |
| - | - | VCCO3 | - | - | - | VCCO3 | VCCO3 |
| 3 | 110P | U6 | X24 | V24 | U7 | G21 | H21 |
| - | - | GND | - | - | - | GND | GND |
| 3 | 111N | U8 | X23 | V23 | U9 | D22 | G25 |
| 3 | 111P | U10 | X22 | V22 | U11 | D21 | G24 |
| 3 | 112N | U12 | X21 | V21 | U13 | J20 | G23 |
| 3 | 112P | U14/CLK_OUT1 | X20 | V20 | U15 | J19 | G22 |
| 3 | 113N | U16 | V31 | - | U17 | E20 | J20 |
| - | - | VCC | - | - | - | VCC | VCC |
| 3 | 113P | U18 | V30 | U30 | U19 | F20 | H20 |
| 3 | 114N | U20 | V29 | U28 | U21 | H17 | G26 |
| 3 | 114P | U22 | V28 | U26 | U23 | H18 | F25 |
| - | - | GND (Bank 3) | - | - | - | GND (Bank 3) | GND (Bank 3) |
| 3 | 115N | U24 | V27 | - | U25 | J18 | F24 |
| - | - | VCCO3 | - | - | - | VCCO3 | VCCO3 |
| 3 | 115P | U26 | V26 | - | U27 | H19 | F23 |
| 3 | 116N | U28 | V25 | - | U29 | G20 | G21 |
| 3 | 116P | U30 | V24 | - | U31 | G19 | F22 |
| - | - | GND | - | - | - | GND | GND |
| 3 | 117N | V0 | V23 | - | V1 | C22 | F26 |
| - | - | VCC | - | - | - | VCC | VCC |
| 3 | 117P | V2 | V22 | - | V3 | C21 | E26 |
| 3 | 118N | V4 | V21 | - | V5 | D20 | E25 |
| 3 | 118P | V6 | V20 | - | V7 | C19 | E24 |
| 3 | 119N | V8 | V19 | - | V9 | F19 | E23 |
| 3 | 119P | V10 | V18 | - | V11 | E19 | E22 |
| - | - | GND (Bank 3) | - | - | - | GND (Bank 3) | GND (Bank 3) |
| 3 | 120N | V12 | V17 | - | V13 | G18 | D26 |
| - | - | VCCO3 | - | - | - | VCCO3 | VCCO3 |
| 3 | 120P | V14 | V16 | - | V15 | F18 | D25 |
| 3 | 121N | V16 | V15 | - | V17 | B20 | D24 |
| 3 | 121P | V18 | V14 | - | V19 | B19 | D23 |
| 3 | 122N | V20 | V13 | - | V21 | A20 | C26 |
| 3 | 122P | V22 | V12 | - | V23 | A19 | C25 |
| 3 | 123N | V24 | X19 | V19 | V25 | D18 | G19 |
| 3 | 123P | V26 | X18 | V18 | V27 | C18 | F19 |
| 3 | 124N | V28 | X17 | V17 | V29 | G17 | G18 |
| 3 | 124P | V30 | X16 | V16 | V31 | F16 | F18 |
| 3 | 125N | W0 | X31 | V31 | W1 | E17 | F20 |
| 3 | 125P | W2 | X30 | V30 | W3 | D17 | E20 |
| - | - | GND (Bank 3) | - | - | - | GND (Bank 3) | GND (Bank 3) |

ispXPLD 51024MX Logic Signal Connections (Continued)

| sysIO Bank | LVDS Pair | Primary Macrocell/Function | Alternate Outputs | | Alternate Input | 484 fpBGA Ball Number | 672 fpBGA Ball Number |
|------------|-----------|----------------------------|-------------------|-------------|-----------------|-----------------------|-----------------------|
| | | | Macrocell 1 | Macrocell 2 | | | |
| 3 | 126N | W4 | V11 | U21 | W5 | B18 | E19 |
| - | - | VCCO3 | - | - | - | VCCO3 | VCCO3 |
| 3 | 126P | W6 | V10 | U20 | W7 | A18 | E18 |
| - | - | GND | - | - | - | GND | GND |
| 3 | 127N | W8 | V9 | U18 | W9 | C17 | C24 |
| - | - | VCC | - | - | - | VCC | VCC |
| 3 | 127P | W10 | V8 | U16 | W11 | B17 | C23 |
| 3 | 128N | W12 | V7 | U12 | W13 | C16 | D22 |
| 3 | 128P | W14 | V6 | U10 | W15 | B16 | D21 |
| 3 | 129N | W16 | V5 | U8 | W17 | F13 | E21 |
| 3 | 129P | W18 | V4 | U6 | W19 | F15 | D20 |
| 3 | 130N | W20 | V3 | U5 | W21 | D16 | D19 |
| 3 | 130P | W22 | V2 | U4 | W23 | E16 | D18 |
| 3 | 131N | W24 | V1 | U2 | W25 | A16 | C22 |
| 3 | 131P | W26 | V0 | U0 | W27 | A15 | C21 |
| - | - | GND (Bank 3) | - | - | - | GND (Bank 3) | GND (Bank 3) |
| 3 | 132N | W28 | X15 | V15 | W29 | B15 | C20 |
| - | - | VCCO3 | - | - | - | VCCO3 | VCCO3 |
| 3 | 132P | W30 | X14 | V14 | W31 | A14 | C19 |
| 3 | 133N | X0 | X13 | V13 | X1 | D15 | C18 |
| 3 | 133P | X2 | X12 | V12 | X3 | E15 | C17 |
| 3 | 134N | X4 | X11 | V11 | X5 | D14 | B24 |
| 3 | 134P | X6 | X10 | V10 | X7 | F14 | B23 |
| 3 | 135N | X8 | X9 | V9 | X9 | A13 | B22 |
| 3 | 135P | X10 | X8 | V8 | X11 | B13 | B21 |
| 3 | 136N | X12/VREF3 | X29 | V29 | X13 | C14 | B20 |
| 3 | 136P | X14 | X28 | V28 | X15 | E14 | B19 |
| 3 | 137N | X16 | X7 | V7 | X17 | E13 | B18 |
| 3 | 137P | X18 | X6 | V6 | X19 | F12 | B17 |
| - | - | GND (Bank 3) | - | - | - | GND (Bank 3) | GND (Bank 3) |
| 3 | 138N | X20 | X5 | V5 | X21 | D13 | A24 |
| - | - | VCCO3 | - | - | - | VCCO3 | VCCO3 |
| 3 | 138P | X22 | X4 | V4 | X23 | C13 | A23 |
| 3 | 139N | X24 | X3 | V3 | X25 | E12 | A22 |
| - | - | GND | - | - | - | GND | GND |
| 3 | 139P | X26 | X2 | V2 | X27 | C12 | A21 |
| - | - | VCC | - | - | - | VCC | VCC |
| 3 | 140N | X28 | X1 | V1 | X29 | B12 | A20 |
| 3 | 140P | X30 | X0 | V0 | X31 | A12 | A19 |
| 0 | 141N | Y30 | Y31 | AA31 | Y31 | E11 | A18 |
| - | - | VCC | - | - | - | VCC | VCC |
| 0 | 141P | Y28 | Y30 | AA30 | Y29 | C11 | A17 |
| - | - | GND | - | - | - | GND | GND |